1 Compilation. 2 Laser Anneal Verification Test Batch 1 Wafer 14 Dices 3 and 5 14-Oct-2010 to 15-Oct-2010.

Slides:

Advertisements

Similar presentations

Radiation damage in silicon sensors

Advertisements

Slides based on Kewal Saluja

Electrical transport and charge detection in nanoscale phosphorus-in-silicon islands Fay Hudson, Andrew Ferguson, Victor Chan, Changyi Yang, David Jamieson,

Petry1 MAPLD 2005/ MAPLD International Conference Washington, D.C. The Impact of Silicon Etch Dislocations on EEPROM Cell Reliability Presented.

Introduction to CMOS VLSI Design Lecture 0: Introduction

Device Fabrication Technology

SINTEF Wafers We studied two wafers. Wafer #24 and one oxygenated wafer.

Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.

ELEC 121 ELEC 121 Author unknown whsmsepiphany4.googlepages.com

Device Fabrication Example

Introduction Integrated circuits: many transistors on one chip.

1 Product Reliability Chris Nabavi BSc SMIEEE © 2006 PCE Systems Ltd.

Ion Implantation A summary to aid you in studying for the exam.

ECE/ChE 4752: Microelectronics Processing Laboratory

Field-Effect Transistors

Chapter 5: Field–Effect Transistors

ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.

Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.

STAR Microvertex Upgrade Meeting, Strasbourg, April Status of sensors from the engineering run AMS-035 OPTO Wojciech.

MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.

CCDs in space: the effects of radiation on Hubble’s Advanced Camera for Surveys (ACS) Max Mutchler, David Golimowski (Space Telescope Science Institute),

Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.

LW4 Lecture Week 4-1 Heterojunctions Fabrication and characterization of p-n junctions 1.

SCT Week -CERN- September 23, Defective ASIC’s A. Ciocio - LBNL.

Concluding Summary WBS1.1.2 SCT Subsystem A. Seiden BNL March 2001.

P. Riedler- GGT Meeting 3/4/20061 Status of Sensor Irradiation and Bump Bonding P. Riedler, G. Stefanini P. Dalpiaz, M. Fiorini, F. Petrucci.

Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.

MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.

U.S. Deliverables Cost and Schedule Summary M. G. D. Gilchriese Revised Version December 18, 2000.

ILC Hybrid MOSFET/Driver Module Update T. Tang, C. Burkhart September 29, 2011.

Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.

IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.

CMOS VLSI Fabrication.

CMOS FABRICATION.

Status of the Planar Edgeless Silicon Detectors Gennaro Ruggiero TOTEM Collaboration Meeting 09/11/2005.

Side ViewTop View Beginning from a silicon wafer.

Glasgow Report W. H. Bell, A. Cheplakov, F. Doherty, M. Horn, J. Melone, V. O’Shea UK-V Meeting 03/03/04 -Glasgow.

1.To understand that once the elastic limit has been exceeded, the force-extension graphs for loading and unloading are unequal 2.To know that such curves.

CS203 – Advanced Computer Architecture

7th PXD/SVD Workshop, Prague, January 2015 Rainer Richter, MPG Halbleiterlabor 1 Pilot Run - Status and Plans PXD9-6 Rainer Richter for the MPG Halbleiterlabor.

PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.

6 th Belle PAC, KEK, February 26 and PXD - EVO, 5/March/2012 Ladislav Andricek, MPI für Physik, HLL 1

KUKUM – SHRDC INSEP Training Program 2006 School of Microelectronic Engineering Lecture V Thermal Processes.

Properties and recrystallization behavior of heavily worked copper

Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.

Infineon CoolIR2DieTM Power Module

Testing PXD6 - testing plans

Status of the TPC readout electronics

Thinning and Plans for SuperBelle

CMOS Fabrication CMOS transistors are fabricated on silicon wafer

Simplified process flow for bonding interface characterization

TriQuint Semiconductor, Inc.

CMS Tracker Electronics

Tower 8 – X6 anomaly MRB Meeting – 24 August 2005.

Microelectronic Fabrication

TPAC1.0 Jamie Crooks.

Summary of Fuse Testing for Barrel Module Fuse Boxes

CMOS Process Flow.

Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.

Micro-cooling devices for LHCb Velo CERN

Investigation on tray MID 063 Back

Example Design a B diffusion for a CMOS tub such that s=900/sq, xj=3m, and CB=11015/cc First, we calculate the average conductivity We cannot calculate.

Module Failures on RODs

SiC trench etch for MOSFET application

MOSFETs AIM: To understand how MOSFETs can be used as transducer drivers PRIOR KNOWLEDGE: Output transducers, Current in circuits, Calculating resistor.

3E7_05151 wafer 11 IV curve Noise ~122e Source scans bad and

Presentation transcript:

1 Compilation

2 Laser Anneal Verification Test Batch 1 Wafer 14 Dices 3 and 5 14-Oct-2010 to 15-Oct-2010

3 Wafer 14 Dice 3 WPOMP1D2 ‘Live Device’

4 Wafer 14 Dice 5 WPOMP1D2 ‘Live Device’ MOSFET action

5 Wafer 14 Dice 5 WPOMP1D1 Nanowire (very weak gate action)

6 Wafer 14 Dice 3 WPOMP1D1 ‘Dead device’

7 Laser Anneal Verification Test XMEC Chips AS1_2_0_3 and AS2_1_3 18-Oct-2010 to 20-Oct-2010

8 Pre-annealPost-anneal

9 Pre-annealPost-anneal

10 2 new chips 4 devices bonded 3 devices alive

11 Chip Designation Number of Devices YieldHandled YieldHeated YieldLA Yield Final Yield Set 0P211100%1 Set 1 (AFSiD) W14D3_a2150%00% W14D5_a2150%00% Set 2 AS2_0_31*1100%00% AS2_1_31*1100%00% Set 3.0AS2_0_34375%3100%3 Set 3.1 AS1_2_32*2100%00% AS2_3_32*150% 0 (mechanical failure - broken bonds) AS0_-1_34375%267% AS2_-1_34375%3100% AS2_1_35480%4100% Total (Set ) %12 75% (80%) † (3)(100%) Total282175% Set 0 is the first LA test, done on implanted device. The annealed device recovered from implant damage. Set 1 was an attempt to recreate the results of Set 0. The devices did not survive, suspected a static issue. Set 2 used different devices. We have more, and the devices themselves have higher yields than AFSiD devices. Set 3.0 and Set 3.1 are being processed in parallel. The Set 3.0 chip is one step ahead of Set 3.1, allowing us to find and correct problems without loss of all devices. Summary of results for Laser annealing survivability test. Testing still in progress. ‘Handled’ involves taking the chips through LA process with no equipment turned on. ‘Heated’ involves everything except the laser. ‘LA’ is the full laser anneal process. * Devices were received already bonded † 80% yield when ignoring mechanical failure

12 First laser anneal test (P2). Device was implanted with 14keV P + ions, and I DS showed decreasing channel conductance. The device recovered partially between implant and re- testing prior to laser anneal test, and further after annealing. Sample IV curve for subsequent failed test. Device is WPOMP1D2 from W14D5. Red curve shows expected MOSFET action before the test, which is lost (blue) after laser annealing. Before (right) and after (left) IV curves for RTA test. (23/07/2010, ANU) Failure mode suggests migration of dopants from leads into channel. Chips had wire bonds removed, then remaining Al etched with acid bath before rebonding.