Power-Window Control A design exploration using Felix VCC Claudio Pinello EE249 Fall 1998 Prof. Alberto Sangiovanni-Vincentelli Mentor: Dr. Alberto Ferrari.

Slides:



Advertisements
Similar presentations
Simulation of Feedback Scheduling Dan Henriksson, Anton Cervin and Karl-Erik Årzén Department of Automatic Control.
Advertisements

System Integration and Performance
PIPELINE AND VECTOR PROCESSING
A Hierarchical Co-ordination Language for Interacting Real-time Tasks Arkadeb Ghosal, UC Berkeley Thomas A. Henzinger, EPFL Daniel Iercan, "Politehnica"
Design Exploration for Wireless Embedded Systems: the Voic Pager Example Fernando De Bernardinis EE249 Project - Fall 1998.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
MotoHawk Training Model-Based Design of Embedded Systems.
Processor Design 5Z0321 Processor Design 5Z032 Chapter 8 Interfacing Processors and Peripherals Henk Corporaal.
1 An Exploration of the MPEG Algorithm Using Latency Insensitive Design EE249 Presentation (12/04/1999) Trevor Meyerowitz Mentored by: Luca Carloni.
TECH CH03 System Buses Computer Components Computer Function
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
GCSE Computing - The CPU
CS-334: Computer Architecture
Computer Architecture Lecture 08 Fasih ur Rehman.
What is Concurrent Programming? Maram Bani Younes.
Higher Computing Computer Systems S. McCrossan 1 Higher Grade Computing Studies 2. Computer Structure Computer Structure The traditional diagram of a computer...
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
 What is an operating system? What is an operating system?  Where does the OS fit in? Where does the OS fit in?  Services provided by an OS Services.
Typical Microcontroller Purposes
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Top Level View of Computer Function and Interconnection.
System bus.
Software Dynamics: A New Method of Evaluating Real-Time Performance of Distributed Systems Janusz Zalewski Computer Science Florida Gulf Coast University.
The Functions of Operating Systems Interrupts. Learning Objectives Explain how interrupts are used to obtain processor time. Explain how processing of.
POAD Book: Chapter 8 POAD: Analysis Phase Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
Fast Simulation Techniques for Design Space Exploration Daniel Knorreck, Ludovic Apvrille, Renaud Pacalet
Performance Characterization and Architecture Exploration of PicoRadio Data Link Layer Mei Xu and Rahul Shah EE249 Project Fall 2001 Mentor: Roberto Passerone.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
5 May CmpE 516 Fault Tolerant Scheduling in Multiprocessor Systems Betül Demiröz.
Presented By Dr. Mohsen Alardhi College of Technological Studies, Kuwait April 19 th,2009.
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
1: Operating Systems Overview 1 Jerry Breecher Fall, 2004 CLARK UNIVERSITY CS215 OPERATING SYSTEMS OVERVIEW.
1 Copyright  2001 Pao-Ann Hsiung SW HW Module Outline l Introduction l Unified HW/SW Representations l HW/SW Partitioning Techniques l Integrated HW/SW.
Overview von Neumann Architecture Computer component Computer function
Computer operation is of how the different parts of a computer system work together to perform a task.
Group 1 chapter 3 Alex Francisco Mario Palomino Mohammed Ur-Rehman Maria Lopez.
بسم الله الرحمن الرحيم MEMORY AND I/O.
Decomposing the Dashboard Example for a Distributed Implementation Jason Shamberger EE249 Fall 1999 Mentor: Dr. Alberto Ferrari.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Chapter 4 CPU Scheduling. 2 Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Algorithm Evaluation.
Process Scheduling I 3/4/13COMS W4118. Spring 2013, Columbia University. Instructor: Dr. Kaustubh Joshi, AT&T Labs. 1 COMS W4118 Prof. Kaustubh R. Joshi.
Introduction to Exceptions 1 Introduction to Exceptions ARM Advanced RISC Machines.
Computer Architecture. Top level of Computer A top level of computer consists of CPU, memory, an I/O components, with one or more modules of each type.
GCSE Computing - The CPU
POAD Book: Chapter 8 POAD: Analysis Phase
Wayne Wolf Dept. of EE Princeton University
CS 286 Computer Organization and Architecture
Chapter 8 I/O.
Process Scheduling B.Ramamurthy 9/16/2018.
Introduction to Microprocessors and Microcontrollers
Processor Fundamentals
Lecture Number 3 PLC Scanning.
Process Scheduling B.Ramamurthy 4/11/2019.
Process Scheduling B.Ramamurthy 4/7/2019.
GCSE Computing - The CPU
Ns-3 Training Simulator core ns-3 training, June 2016.
Presentation transcript:

Power-Window Control A design exploration using Felix VCC Claudio Pinello EE249 Fall 1998 Prof. Alberto Sangiovanni-Vincentelli Mentor: Dr. Alberto Ferrari

Outline Motivation Design description Possible architectures Simulation results Conclusions

Motivation Test the Felix design methodology on a real industrial example Evaluate different architectures and define the level of details needed to carry out the estimation correctly –communication refinement –interrupt handling

Power Window Control Window actuated by electric motor programmable logic de-couples motor commands form input switches automatic stop of motor at the end of the run conflicts resolution for multiple inputs glitches filtration (de-bouncing)

Behavioral Description

Controller Hierarchy

Controller Policy

Candidate Architectures HC11

Candidate Architectures RemoteLocal This is obviously a superset of the previous one: more electronics, less wiring (especially for symmetry)

A First Mapping No events lost: low cpu utilization

Load Models CPU load model –one asynchronous task, constant load (Poisson mean inter.time 8ms, load 700 cycles) –one periodic task, random load (period 4ms, load normal distr. mean=700 var. 100 cycles) CAN-BUS load model –two Poisson streams of integers (mean inter.time 30ms and 40ms)

Load Models

Gantt Charts Behavior I_25 has higher priority but preemption is disabled

Gantt Charts Behavior I_25 has higher priority and preemption is enabled

Communication Refinements Interrupt handler overload

Simulation Diagram (single  P)

Simulation Diagram (double  P)

Simulation Results Processor model Motorola HC11 at 10Mhz clock speed No difference in cpu utilization: in 15 seconds the number of switches operations is very limited However the time to react to a command increases due to the communication over the CAN-BUS (125000bps)

Future Work Relate reaction time to actual position change Evaluate different inputs reading techniques –polling vs. interrupt Add functionality to the controller –interaction with power door-locks –interaction with alarm and air-conditioning systems

Conclusions A model of the cpu and bus load has been developed Two mappings: –the centralized architecture has a shorter reaction time –the distributed architecture reduces greatly the wiring across the car