ECE 699: Lecture 1 Introduction to Zynq.

Slides:



Advertisements
Similar presentations
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Advertisements

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
Digital Signal Processing and Field Programmable Gate Arrays By: Peter Holko.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.
Software Defined Radio
Define Embedded Systems Small (?) Application Specific Computer Systems.
Configurable System-on-Chip: Xilinx EDK
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
Accelerating IEC Packet Processing and Networking
Software Defined Radio on Field Programmable Gate Array Karel L STERCKX Shinawatra University, Thailand.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Intel ® Research mote Ralph Kling Intel Corporation Research Santa Clara, CA.
Zynq-7000 EPP Introduction Where ARM Processors Meet HW Programmability May 2012.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Advantages of Reconfigurable System Architectures
L29:Lower Power Embedded Architecture Design 성균관대학교 조 준 동 교수,
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Reconfigurable Hardware in Wearable Computing Nodes Christian Plessl 1 Rolf Enzler 2 Herbert Walder 1 Jan Beutel 1 Marco Platzner 1 Lothar Thiele 1 1 Computer.
9. Car-Borne Information System
A Company Selling Technology and not just a Product.
Bilal Saqib. Courtesy: Northrop Grumman Corporation.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
Architectures for mobile and wireless systems Ese 566 Report 1 Hui Zhang Preethi Karthik.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Paper Review: XiSystem - A Reconfigurable Processor and System
Micro processor and Micro Controllers
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
Developing a SDR Testbed Alex Dolan Mohammad Khan Ahmet Unsal Project Advisor Dr. Aditya Ramamoorthy.
GRECO - CIn - UFPE1 A Reconfigurable Architecture for Multi-context Application Remy Eskinazi Sant´Anna Federal University of Pernambuco – UFPE GRECO.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
Hardware-software Interface Xiaofeng Fan
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Novel, Emerging Computing System Technologies Smart Technologies for Effective Reconfiguration: The FASTER approach.
Chapter 2 Introduction to Systems Architecture. Chapter goals Discuss the development of automated computing Describe the general capabilities of a computer.
Cognitive Radio: Next Generation Communication System
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
George Mason University Follow-up Courses. ECE Department MS in Electrical Engineering MS EE MS in Computer Engineering MS CpE COMMUNICATIONS & NETWORKING.
Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.
Introduction or Background
FPGA ( Field programmable gate array ) April 2008 Prepared by : Muhammad Ziyada Muhammad Al tabakh.
ECE 699: Lecture 2 Introduction to Zynq.
SOFTWARE DEFINED RADIO
System on a Programmable Chip (System on a Reprogrammable Chip)
General Purpose Input Output GPIO ECE 699: Lecture 4.
1 Modeling Considerations for the Hardware-Software Co-design of Flexible Modern Wireless Transceivers Benjamin Drozdenko, Matthew Zimmermann, Tuan Dao,
Baseband Platforms - Architecture
Prototyping SoC-based Gate Drive Logic for Power Convertors by Generating code from Simulink models. Researchers Rounak Siddaiah, Graduate Student-University.
Hands On SoC FPGA Design
ECE354 Embedded Systems Introduction C Andras Moritz.
System On Chip.
ENG3050 Embedded Reconfigurable Computing Systems
Electronics for Physicists
Overview of Embedded SoC Systems
Programmable Logic- How do they do that?
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
ECE 699: Lecture 3 ZYNQ Design Flow.
Implementation of a GNSS Space Receiver on a Zynq
NetPerL Seminar Hardware/Software Co-Design
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
(Lecture by Hasan Hassan)
Programmable logic and FPGA
Raspberry Pi Hardware By: Mike Kwiatkowski.
Presentation transcript:

ECE 699: Lecture 1 Introduction to Zynq

Required Reading The ZYNQ Book Chapter 1: Introduction Chapter 2: The Zynq Device (“What is it?) Chapter 5: Applications and Opportunities (“What can I do with it?”) Xilinx Educational Video Why Zynq? http://www.xilinx.com/training/zynq/why-zynq.htm

What is Software/Hardware Codesign? Integrated design of systems that consist of hardware and software components Analysis of HW/SW boundaries and interfaces Evaluation of design alternatives

General-Purpose Computing Embedded Systems vs. General-Purpose Computing Source: ETHZ, Prof. Lothar Thiele

Idea of an Embedded System Source: ETHZ, Prof. Lothar Thiele

Software vs. Hardware Trade-offs Source: A Practical Introduction to Hardware/Software Codesign

Energy Efficiency of AES Implementations on Various Platforms Source: A Practical Introduction to Hardware/Software Codesign

Hardware and Software Design Distinct Features of Hardware and Software Design Hardware Software Design Paradigm Decomposition in space Decomposition in time Resource Area (#gates, #Slices) Time (#Cycles) Flexibility Must be designed in Implicit Parallelism Modeling Model ≠ Implementation Model ≈ Implementation Reuse Uncommon Common

Why Codesign?

System Design Flow Software Hardware Source: ETHZ, Prof. Lothar Thiele

Implementation Alternatives Source: ETHZ, Prof. Lothar Thiele

Traditional Discrete Component Architecture Source: The Zynq Book

System-on-a-Board Source: The Zynq Book

System-on-Chip (SoC) Source: The Zynq Book

FPGA with Soft Processor Core Source: The Zynq Book

A Simplified Model of the Zynq Architecture Source: The Zynq Book

Simplified Hardware Architecture of an Embedded SoC Source: The Zynq Book

Mapping of an Embedded SoC Hardware Architecture to Zynq Source: The Zynq Book

Mapping of an Embedded SoC Hardware Architecture to Zynq Source: Xilinx White Paper: Extensible Processing Platform

Comparison with Alternative Solutions ASIC ASSP 2 Chip Solution Zynq Performance ✚  Power − Unit Cost Total Cost of Ownership Risk Time to Market Flexibility Scalability positive, − negative,  neutral Source: Xilinx Video Tutorials

Zynq Highlights Source: Xilinx Video Tutorials

ARM Processor Roadmap Source: Xilinx White Paper: Extensible Processing Platform

Basic Design Flow for Zynq SoC Source: The Zynq Book

Design Flow for Zynq SoC Source: Xilinx White Paper: Extensible Processing Platform

Zynq SoC Ecosystem

Zynq SoC Ecosystem Source: The Zynq Book

Alternative Solutions Xilinx Zynq Zynq-7000 All Programmable SoCs with Cortex-A9 MPCore Altera Arria V & Cyclone V Hard processor system (HPS) with Cortex-A9 MPCore Microsemi Smartfusion2 Cortex M3

The Zynq Processing System Source: The Zynq Book

Simplified Block Diagram of the Application Processing Unit (APU) Source: The Zynq Book

SIMD (Single Instruction Multiple Data) Media Processing Engine (MPE) Processing in the NEON Media Processing Engine (MPE) Source: The Zynq Book

Programmable Logic (PL) CLBs and IOBs Source: The Zynq Book

Programmable Logic (PL) BRAMs and DSP units Source: The Zynq Book

AXI Interconnects and Interfaces Source: The Zynq Book

Using Extended Multiplexed Input/Output (EMIO) to Interface Between PS and PL Source: The Zynq Book

Automotive Applications

Automotive Applications Lane and Road Sign Recognition Source: The Zynq Book

Detection of Cars at a Junction Computer Vision Detection of Cars at a Junction Source: The Zynq Book

Smart Home Source: The Zynq Book

Software Defined Radio (SDR) a radio which can be reconfigured while in operation all of the physical layer functions are software defined used initially in military applications (JTRS 1998), recently entering the commercial arena can support multiple radio standards (for cellular networks [2G, 3G, 4G], WiFi, Bluetooth, GPS reception, etc.) May be used in smartphones, tablets, e-readers, TVs, cars, transportation, emergency services, etc.)

Software Defined Radio (SDR) Source: The Zynq Book

Software Defined Radio (SDR) The Physical Layer (PHY) – the part of radio directly adjacent to the Radio Frequency (RF) circuitry and air interface Computationally intensive, implementing high-speed filters, modulation, coding, DSP algorithms, support for ADC and DAC Most complex computations implemented in hardware (with parameters set from software) Less complex computations can be performed in either hardware or software

Cognitive Radio an intelligent radio that can be programmed and configured dynamically its transceiver is designed to use the best (under-used) wireless channels in its vicinity automatically detects available channels in wireless spectrum, and changes its transmission or reception parameters accordingly allows more concurrent wireless communications in a given spectrum band at one location a form of dynamic spectrum management

Communication Systems Wireless Basestation Satellite Groundstation Wired Network Switches Source: The Zynq Book

Control and Instrumentation Systems Industrial Control Room Wind Turbines High Energy Physics Experiment Source: The Zynq Book

Robot Assisted Surgery Medical Applications MRI Scanning Robot Assisted Surgery Source: The Zynq Book

Implementation Platforms Choice Among Various Implementation Platforms Source: Xcell Journal, no. 88, Q3 2014

Advantages of Zynq Source: Xcell Journal, no. 88, Q3 2014

Comparison of the Development Time & Cost Source: Xcell Journal, no. 88, Q3 2014

Academic Subjects to which Zynq is Relevant Source: The Zynq Book

The ZYBO Development Board Source: The Zynq Book

ZYBO Board Source: ZYBO Reference Manual

ZYBO Board Components Source: ZYBO Reference Manual

ZYBO General Purpose Input Output (GPIO) Source: ZYBO Reference Manual

VGA Circuit Source: ZYBO Reference Manual

VGA Connector Source: ZYBO Reference Manual

USB-UART Bridge Source: ZYBO Reference Manual

MicroSD Slot Source: ZYBO Reference Manual

Ethernet Connector Source: ZYBO Reference Manual

Pmod Connector Source: ZYBO Reference Manual