C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.

Slides:



Advertisements
Similar presentations
Chapter 10 Etching Introduction to etching.
Advertisements

Bulk micromachining  Explain the differences between isotropic and anisotropic etching  Explain the differences between wet and dry etching techniques.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
Microelectronics Processing
Pattern transfer by etching or lift-off processes
PLASMA ATOMIC LAYER ETCHING*
LOW-k DIELECTRIC WITH H2/He PLASMA CLEANING
Microelectronics Processing
Bulk MEMS 2014, Part 1 Types of MEMS Bulk MEMS: anisotropic wet or DRIE of bulk silicon SOI MEMS: DRIE or wet etching of SOI.
Aspect Ratio Dependent Twisting and Mask Effects During Plasma Etching of SiO2 in Fluorocarbon Gas Mixture* Mingmei Wang1 and Mark J. Kushner2 1Iowa State.
PLASMA ATOMIC LAYER ETCHING USING CONVENTIONAL PLASMA EQUIPMENT*
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] E.Yablonovitch, “Inhibited spontaneous emission.
Plasma Processing Overview
Top Down Method Etch Processes
ES 176/276 – Section # 3 – 09/26/2011 Brief Overview from Section #2 – 09/19/2011 – MEMS examples:(MEMS Airbag accelerometer, Digital Micromirror Device,
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] See
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
Plasma Etch and the MATEC Plasma Etcher Simulation
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
McGill Nanotools Microfabrication Processes
EFFECT OF BIAS VOLTAGE WAVEFORMS ON ION ENERGY DISTRIBUTIONS AND FLUOROCARBON PLASMA ETCH SELECTIVITY* Ankur Agarwal a) and Mark J. Kushner b) a) Department.
Thin Film Deposition Quality – composition, defect density, mechanical and electrical properties Uniformity – affect performance (mechanical , electrical)
Chapter Extra-2 Micro-fabrication process
ETCHING – Chapter 10 DRY ETCH ANISOTROPIC
Top Down Manufacturing
Top Down Method Etch Processes
Surface Micromachining Dr. Marc Madou, Fall 2012, UCI Class 10.
Pran Mukherjee, Thomas H. Zurbuchen, L. Jay Guo, and Fred A. Herrero
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
Etching: Wet and Dry Physical or Chemical.
Consequences of Implanting and Surface Mixing During Si and SiO 2 Plasma Etching* Mingmei Wang 1 and Mark J. Kushner 2 1 Iowa State University, Ames, IA.
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
AZ 9260 Characterization By: Timothy Kowalchik and Keeton Hodgson.
MEMS 2016 Part 2 (Chapters 29 & 30)
Chapter 5-1. Chemcal Etching.

Etching Chapters 11, 20, 21 (we will return to this topic in MEMS)
Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING ICP ETCHING TALK 6 1.
Lecture 3 Fundamentals of Multiscale Fabrication
7. Surface Micromachining Fall 2013 Prof. Marc Madou MSTB 120
Etching Processes for Microsystems Fabrication
High Aspect Ratio Si Etching in STS2
Report from CNM activities
ICP-RIE equipment for any chemistry
Corial 200R 11/17/2018 Simplicity, performance, and upgradability in a system designed for R&D environments RIE capabilities over a variety of materials.
Si DRIE APPLICATION In Corial 210IL.
Easy-to-use Reactive Ion Etching equipment
Software description cosma pulse
Processing for optical communication devices
Anisotropic RIE etching supported by a wide range of processes
DRIE APPLICATIONS In Corial 210IL.
Industry-leading uniformity for etching a variety of materials
SiC trench etch for MOSFET application
Simple-to-use, manually-loaded batch RIE system
Easy-to-use Reactive Ion Etching equipment
ALE APPLICATIONS In Corial 210IL.
SiC processing In Corial 200 series.
SiN processing for MEMS type probe card
Simple-to-use, manually-loaded batch RIE system
SiC DRIE APPLICATIONS In Corial 210IL.
Pt-DSE Test Results Testing conducted by Kenneth Leedle
PlasmaTherm DSE Qual - Nano Recipe
RIE - Reactive Ion Etching
Presentation transcript:

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 CMI etchers Alcatel 601ESTS Multiplex ICP Other etcher manufacturers for MEMS processing: Oxford, Unaxis, AKT (Applied Material).

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 ICP reactors Basic of ICP reactorsPlasma density and ions energy are decoupled

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Complementarity of the two ICP etchers in CMI Alcatel 601ESTS Multiplex chuckMechanical clampingElectrostatic clamping Chemistry and material to be etched Fluorine: Si (anisotropic, isotropic), Si3N4, CxFy: SiO2(thin film). Cl: metal (Al, Ti, Pt) and others Si, Saphir, AlN, O2: Polymer, CxFy: SiO2 (deep).

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Si etching 1) Deep anisotropic etching: Bosch process, Room T continuous process, Cryogenic process. 2) Thin film etching. 3) Isotropic etching. Interdigit structure etching on SOI wafer using A601E.

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Basic on Bosch process SF 6 plasma C 4 F 8 plasma SF 6 plasma SiF 4 F+ions thin fluoro-carbon polymer film (passivation) Si masque ions Si etching using Bosch process - scalloping effect (on A601E)

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Bosch process on A601E State of the art at CMI: Anisotropy at 90° (vertical sidewall), Etching uniformity (2 % to 5 %), Selectivity Si:SiO2 (1:200 to 400) et Si:RP (1:100 to 200), Etching rate: 6 to 12 um/min (loading effect + ARDE), Sidewall roughness (actual process developpment), Notching (hardware modification + process developpment). Under control In developpment

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Sidewall roughness at the top of a deep anisotropic etching of Si (Bosch process on A601E) as a function of pulse duration: (a) SF6/C4F8 = 7s/2s (b) SF6/C4F8 = 3s/1s. (a)(b) Bosch process: sidewall roughness

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Bosch process: notching effect Si SiO2 Si SiO2 notching x min etching x min + overetch time Etching through a Si wafer and stop on SiO2 (A601E) SiO2 Si 380 um notching

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Room T continuous process SF 6 + C 4 F 8 plasma SiF 4 C x F y +F+ions thin fluoro-carbon polymer film 20 °C Si mask RIB waveguide on SOI wafer etch in A601E (optosimox project) very good anisotropy, low roughness, low etch rate, well suited for low depth (<5 um).

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Cryogenic process SF 6 + O 2 plasma SiF 4 O+F+ions Ultra thin layer of SiO °C Limitation of spontaneous chemical reaction and improvement of O sticking Si masque 15  m 10  m 20  m 25  m 30  m 5  m 70  m 87  m 100  m 102  m 105  m 96  m 4 inches in diameter, Si load 25 %, 40 min, 2/3 um/min Etching of different trenches width in bulk Si (A601E). No polymer contamination (reactor, substrate), Low sidewall roughness (20 nm P to P), BUT sensible process and not so flexible than Bosch process!

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Anisotropic etching of thin Si film 20 nm SiO nm Poly-Si Stop on 20 nm gate oxide Cryogenic process is highly selective on SiO2 (A601E) Chlorine chemistry is highly selective on SiO2 (STS Multiplex ICP) PR polySi SiO2 Si

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Si isotropic etching Isotropic Si etching (A601E). aSi SiO2 Al membrane Undercut etch rate can reach 7 um/min (for 1 um aSi), Selectivity Si:SiO2 > 1000, lateral aspect ratio > 200. Largely used process for metal membranes releasing, More efficient dry release compare to polymer sacrficial layer, Carateristics:

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Deep SiO2 etching (1) C x F y plasma SiF 4, SiF 2 CO x, COF 2 C-F + F+ ions Fluorcarbon polymer deposition on sidewall 20 °C SiO 2 mask Fluorocarbon interface on SiO 2 surface. Bulk fused silica etching (40 um depth) on STS Multiplex ICP Key parameters: mask material, ions flux and energy (pressure, rf source power, DC bias), C/F ratio (chemistry).

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Deep SiO2 etching (2) Discussion: Anisotropy (vertical sidewall), Masque material (PR, aSi, Al, Cr, Ni…), Selectivity SiO2:mask (C/F, pressure, DCbias), Reactor contamination (hardware problem), Etch rate (till 1 um/min), Roughness and slope sidewall, Increase the aspect ratio. Under control challenges

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Deep polymer etching O 2 plasma CO x O + ions Passivation layer formed by the redeposition of sputtered material 20 °C thick polymer layer mask hold substrate 6 um polyimide etching on STS Multiplex ICP - Mask (PR, SiO2, Al, Pt), - ER: 1 um/min.

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Metal etching AlSi etching using Cl2/BCl3 chemistry (on STS Multiplex ICP) selectivity Al:RP  2:1, ER: 0.2 to 0.5 um/min. Pt etching using Cl2/Ar chemistry (on STS Multiplex ICP) selectivity Pt:RP  1:8, ER: 30 nm/min.

C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Conclusion CMI etching process evolution: Maintaining existing processes (Si, SiO2, Si3N4, Polymer, Al, Pt, Ti, AlN, Saphir), Deep Si etching : sidewall roughness. Equipements evolution: A601E Upgrade for notching control (Si etching), Etcher dedicated to silice: - At the present time done on the 2 ICP not dedicated for this, - Increased ask for deep silica etching (microchannel, waveguide, holes), - Exclusive equipement (new internal/external pojects).