1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.

Slides:



Advertisements
Similar presentations
CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
Advertisements

Modular Combinational Logic
Documentation Standards
1 CS 140L Lecture 8 System Design Professor CK Cheng CSE Dept. UC San Diego.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #2 Standard combinational modules: decoders, encoders and Multiplexers 1/3/2005.
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.
Combinational Logic Building Blocks
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego 1.
CSE 140 Lecture 15 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
Combinational Circuits
ECE2030 Introduction to Computer Engineering Lecture 10: Building Blocks for Combinational Logic (1) Timing Diagram, Mux/DeMux Prof. Hsien-Hsin Sean Lee.
1 CSE 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
Top-down modular design
Chapter 3 Decoder and Encoder Digital Logic Design III
Combinational Logic Design
Combinational Circuits
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
Combinational Design, Part 3: Functional Blocks
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.
Decoders, Encoders, Multiplexers
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Chapter Four Combinational Logic 1. Discrete quantities of information are represented in digital systems by binary codes. A binary code of n bits is.
MSI Combinational logic circuits
Digital Design Lecture 8 Combinatorial Logic (Continued)
1 CSE 140 Lecture 11 Standard Combinational Modules CK Cheng CSE Dept. UC San Diego.
Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CSE 140 Lecture 12 Combinational Standard Modules CK Cheng CSE Dept. UC San Diego 1.
CSE 140 Lecture 15 System Design II CK Cheng CSE Dept. UC San Diego 1.
CSE 140 Lecture 14 System Designs
CSE 140 Lecture 14 System Designs
CS221: Digital Logic Design Combinational Circuits 3
CSE 140 Lecture 12 Combinational Standard Modules
Combinational Logic Circuits
Reference: Chapter 3 Moris Mano 4th Edition
Dr. Clincy Professor of CS
CSE 140 Lecture 16 System Designs
CSE 140 Lecture 12 Combinational Standard Modules
CSE 140 Lecture 11 Standard Combinational Modules
CSE 140 Lecture 15 System Designs
CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 15 March 9 W’05 Yutao He 4532B Boelter Hall
CSE 140 Lecture 17 System Design II
CS 140 Lecture 16 Professor CK Cheng 11/21/02.
CSE 140 Lecture 14 System Design
Dr. Clincy Professor of CS
Professor CK Cheng CSE Dept. UC San Diego
Electronics for Physicists
Digital System Design Combinational Logic
Combinational circuits design
CS 140 Lecture 13 Professor CK Cheng 11/12/02.
ECE2030 HW-6.
CSE 140 Lecture 11 Standard Combinational Modules
CSE 140 Lecture 16 System Designs
Presentation transcript:

1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego

2 Part III - Standard Combinational Modules Decoder: Decode address Encoder: Encode address Multiplexer (Mux): Select data by address Demultiplexier (DeMux): Direct data by address Shifter: Shift bit location Adder: Add two binary numbers Multiplier: Multiply two binary numbers

3 Interconnect: Decoder, Encoder, Mux, DeMux P1 Memory Bank Mux, P2 Pk Demux Decoder Mux Data Address Address k Address 2 Address 1 Data 1 Data k Arbiter n n-m m2m2m

4 1. Decoder Definition Logic Diagram Application (Universal Set) Tree of Decoders

5 1. Decoder: Definition 0 y0y1y7y0y1y7 I0I0 I1I1 I2I EN (enable) n inputs n= 3 2 n outputs 2 3 = 8 y i = 1 if En= 1 & (I 2, I 1, I 0 ) = i y i = 0 otherwise n to 2 n decoder function:....

6 N inputs, 2 N outputs One-hot outputs: only one output HIGH at once 1. Decoder: Definition

7 Decoder: Logic Diagram y0y0 I2’I2’ I1’I1’ I0’I0’ y1y1 I2I2 I1’I1’ I0’I0’ En y7y7 I2I2 I1I1 I0I0.... y i = m i En y 0 = 1 if (I 2, I 1, I 0 ) = (0,0,0) & En = 1 y 7 = I 2 I 1 I 0 En

8 Decoder Application: universal set {Decoder, OR} Example: Implement functions f 1 (a,b,c) =  m(1,2,4) f 2 (a,b,c) =  m(2,3), andf 3 (a,b,c) =  m(0,5,6) with a 3-input decoder and OR gates. I0I0 y0y1..y7y0y1..y7 c b a I1I1 I2I En y1y1 y2y2 y4y4 f1f1 y2y2 y3y3 f2f2 y0y0 y6y6 f3f3 y5y5

9 OR minterms Decoders

10 Tree of Decoders Implement a decoder with decoders. I0I0 y0y1y7y0y1y7 I1I1 I2I I0I0 y 8 y 9 y 15 I1I1 I2I a d c b

11 Implement a decoder with decoders. En D0D0 I 2, I 1, I 0 D1D1 y0y0 y7y7 y8y8 y 15 D7D7 y 56 y 63 En I 2, I 1, I 0 I 5, I 4, I 3 Tree of Decoders … …

12 2. Encoder Definition Logic Diagram Priority Encoder

13 2. Encoder: Definition y n-1 … y 0 En A I 2 n -1 … I 0 8 inputs 3 outputs y0y0 y1y1 y2y En At most one I i = 1. (y n-1,.., y 0 ) = i if I i = 1 &  n = 1 (y n-1,.., y 0 ) = 0 otherwise. A = 1 if En = 1 and one i s.t. I i = 1 A = 0 otherwise. Encoder Description: A I0I0 I7I

14 Encoder: Logic Diagram En I1I1 I3I3 I5I5 I7I7 y0y0 I2I2 I3I3 I6I6 I7I7 y1y1

15 En I4I5I6I7I4I5I6I7 y2y2 I0I0 I1I1 I6I6 I7I7 A.. Encoder: Logic Diagram

16 Priority Encoder: Definition Description: Input (I 2 n -1,…, I 0 ), Output (y n-1,…,, y 0 ) (y n-1,…,, y 0 ) = i if I i = 1 & En = 1 & I k = 0 for all k > i (high bit priority) or for all k< i (low bit priority). E o = 1 if En = 1 & I i = 0 for all i, G s = 1 if En = 1 & i s.t. I i = 1. E (G s is like A, and E o tells us if enable is true or not) En EoGs I0I0 I7I7 y0y0 y1y1 y2y

17 Priority Encoder: Implement a 32-input priority encoder w/ 8 input priority encoders (high bit priority). y 32, y 31, y 30 I Eo Gs y 22, y 21, y 20 I Eo Gs y 12, y 11, y 10 I 15-8 Eo Gs y 02, y 01, y 00 I 7-0 Eo Gs En