CS 140 Lecture 5 Professor CK Cheng 10/10/02. Part I. Combinational Logic 1.Spec 2.Implementation K-map: Sum of products Product of sums.

Slides:



Advertisements
Similar presentations
CSE20 Lecture 15 Karnaugh Maps Professor CK Cheng CSE Dept. UC San Diego 1.
Advertisements

CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
1 Combinational Logic Network design Chapter 4 (continued ….)
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.
Gate-level Minimization
ECE C03 Lecture 21 Lecture 2 Two Level Minimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 6 Dr. Shi Dept. of Electrical and Computer Engineering.
CS 140 Lecture 2 Combinational Logic CK Cheng 4/04/02.
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 3 Professor CK Cheng 10/3/02. 1.Specification 2.Implementation 3.K-maps Part I.
1 CS 20 Lecture 14 Karnaugh Maps Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 3 Professor CK Cheng Tuesday 4/09/02.
CS 140 Lecture 4 Professor CK Cheng Tuesday 5/08/02.
CS 140 Lecture 6 Professor CK Cheng Tuesday 10/15/02.
Give qualifications of instructors: DAP
CS 140 Lecture 4 Combinational Logic: K-Map Professor CK Cheng CSE Dept. UC San Diego 1.
Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
Design of Two-Level Multiple-Output Networks
CS 140 Lecture 6 Professor CK Cheng UC San Diego.
CS 140 Lecture 4 Professor CK Cheng 4/11/02. Part I. Combinational Logic Implementation K-Map Given F R D Obj: Minimize sum of products Proc: Draw K-Map.
Computer Engineering (Logic Circuits) (Karnaugh Map)
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego 1.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Simplifying Boolean Expressions Using K-Map Method
Lecture 3: Incompletely Specified Functions and K Maps CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Examples. Examples (1/11)  Example #1: f(A,B,C,D) =  m(2,3,4,5,7,8,10,13,15) Fill in the 1’s. 1 1 C A B CD AB D 1 1.
CS2100 Computer Organisation
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
XOR Operator A short digression… … to introduce another Boolean operation: exclusive- OR (XOR) ABA + B XOR.
Karnaugh Maps Not in textbook. Karnaugh Maps K-maps provide a simple approach to reducing Boolean expressions from a input-output table. The output from.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
 Seattle Pacific University EE Logic System DesignKMaps-1 Two-Level Simplification All Boolean expressions can be represented in two- level forms.
CSE 140: Components and Design Techniques for Digital Systems Lecture 3: Incompletely Specified Functions and K Maps CK Cheng Dept. of Computer Science.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
EECS 270 Lecture 10. K-map “rules” – Only circle adjacent cells (remember edges are adjacent!) – Only circle groups that are powers of 2 (1, 2,
Lecture 4: Four Input K-Maps CSE 140: Components and Design Techniques for Digital Systems CK Cheng Dept. of Computer Science and Engineering University.
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Lecture 5: K-Map minimization in larger input dimensions and K-map minimization using max terms CSE 140: Components and Design Techniques for Digital Systems.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Lecture 3: Incompletely Specified Functions and K Maps
Lecture #6 EGR 277 – Digital Logic
CSE 140: Components and Design Techniques for Digital Systems
Plotting functions not in canonical form
Boolean Expressions Lecture No. 10.
Optimized Implementation of Logic Function
ECE 331 – Digital System Design
Lecture 3: Incompletely Specified Functions and K Maps
Optimized Implementation of Logic Function
ECE 331 – Digital System Design
CSE 140: Components and Design Techniques for Digital Systems
Chapter 3 Gate-level Minimization.
EECS 465: Digital Systems Design Lecture Notes #3
Optimized Implementation of Logic Function
CSE 140 Lecture 3 Combinational Logic: Implementation
Professor CK Cheng CSE Dept. UC San Diego
CSE 140 Lecture 4 Combinational Logic: K-Map
Lecture 3: Incompletely Specified Functions and K Maps
ECE 331 – Digital System Design
Presentation transcript:

CS 140 Lecture 5 Professor CK Cheng 10/10/02

Part I. Combinational Logic 1.Spec 2.Implementation K-map: Sum of products Product of sums

Implicant: A product term tat covers at least an element in F and has no intersect with R. Prime Implicants: Largest rectangles that intersect On Set but not Off Set that correspond to product terms. Essential Primes: Prime implicants covering elements in F that are not covered by any other primes.

Example Given F =  m (3, 5), D =  m (0, 4) c a b Primes:  m (3),  m (4, 5) Essential Primes:  m (3),  m (4, 5) Min exp: f(a,b,c) = a’bc + ab’

5 variable K-map d a c b d a c b e Neighbors of 5 are: 1, 4, 13, 7, and 21 Neighbors of 10 are: 2, 8, 10,14, and 26

6 variable K-map d a c b d a c d a c b d a c e f b b

Min product of sums Given F =  m (3, 5), D =  m (0, 4) c a b Prime Implicates:  M (0,1),  M (0,2,4,6),  M (6,7) Essential Primes Implicates:  M (0,1),  M (0,2,4,6),  M (6,7) Min exp: f(a,b,c) = (a+b)(c )(a’+b’)

Corresponding Circuit a b a’ b’ c f(a,b,c,d)

Another min product of sums example Given R =  m (3, 11, 12, 13, 14) D =  m (4, 8, 10) K-map d a c b

Prime Implicates:  M (3,11),  M (12,13),  M(10,11),  M (4,12),  M (8,10,12,14) Essential Primes:  M (8,10,12,14),  M (3,11),  M(12,13)