6/11/2015 Adaptive Hardware Design for Digital Signal Processing Advisor: Dr. Thomas L. Stewart By: Prabjot Kaur Alex Tan.

Slides:

Advertisements

Similar presentations

Carry Lookahead Homework

Advertisements

Reliable Data Processor in VLSI

Introduction So far, we have studied the basic skills of designing combinational and sequential logic using schematic and Verilog-HDL Now, we are going.

CPE 626 CPU Resources: Adders & Multipliers Aleksandar Milenkovic Web:

Full Adder Display. Topics A 1 bit adder with LED display Ripple Adder Signed/Unsigned Subtraction Hardware Implementation of 4-bit adder.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Jan M. Rabaey Anantha.

Altera FLEX 10K technology in Real Time Application.

Lecture Adders Half adder.

ECE 331 – Digital System Design

CSE-221 Digital Logic Design (DLD)

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.

Space vs. Speed: Binary Adders 11.3 Space vs. Speed.

EECS Components and Design Techniques for Digital Systems Lec 18 – Arithmetic II (Multiplication) David Culler Electrical Engineering and Computer.

Signal Processing Using Digital Technology Jeremy Barsten Jeremy Stockwell December 10, 2002 Advisors: Dr. Thomas Stewart Dr. Vinod Prasad.

ECE C03 Lecture 61 Lecture 6 Arithmetic Logic Circuits Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

Lecture 8 Arithmetic Logic Circuits

Distributed Arithmetic: Implementations and Applications

Fall 2008EE VLSI Design I - © Kia Bazargan 1 EE 5323 – VLSI Design I Kia Bazargan University of Minnesota Adders.

ECE 301 – Digital Electronics

Digital Logic Design Lecture 18. Announcements HW 6 up on webpage, due on Thursday, 11/6.

ECE 301 – Digital Electronics

Spring 2002EECS150 - Lec10-cl1 Page 1 EECS150 - Digital Design Lecture 10 - Combinational Logic Circuits Part 1 Feburary 26, 2002 John Wawrzynek.

4-bit adder, multiplexer, timing diagrams, propagation delays

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Chapter 5 Arithmetic Logic Functions. Page 2 This Chapter..  We will be looking at multi-valued arithmetic and logic functions  Bitwise AND, OR, EXOR,

 Arithmetic circuit  Addition  Subtraction  Division  Multiplication.

Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag

Binary Addition Section 4.5. Binary Addition Example.

WEEK #10 FUNCTIONS OF COMBINATIONAL LOGIC (ADDERS)

Arithmetic Building Blocks

EECS Components and Design Techniques for Digital Systems Lec 16 – Arithmetic II (Multiplication) David Culler Electrical Engineering and Computer.

J. Christiansen, CERN - EP/MIC

Fundamental Digital Electronics (Spring 2014) Martino Poggio.

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Reconfigurable Computing - Type conversions and the standard libraries John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots.

Reconfigurable Computing - FPGA structures John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western.

درس مدارهای منطقی دانشگاه قم مدارهای منطقی محاسباتی تهیه شده توسط حسین امیرخانی مبتنی بر اسلایدهای درس مدارهای منطقی دانشگاه.

CHAPTER 4 Combinational Logic Design- Arithmetic Operation (Section 4.6&4.9)

Spring C:160/55:132 Page 1 Lecture 19 - Computer Arithmetic March 30, 2004 Sukumar Ghosh.

Topics covered: Arithmetic CSE243: Introduction to Computer Architecture and Hardware/Software Interface.

Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak

ECE 331 – Digital System Design Multi-bit Adder Circuits, Adder/Subtractor Circuit, and Multiplier Circuit (Lecture #12)

C-H1 Lecture Adders Half adder. C-H2 Full Adder si is the modulo- 2 sum of ci, xi, yi.

CEC 220 Digital Circuit Design Programmable Logic Devices

CPEN Digital System Design

1 Fundamentals of Computer Science Combinational Circuits.

Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals.

Arithmetic-Logic Units. Logic Gates AND gate OR gate NOT gate.

Carry-Lookahead, Carry-Select, & Hybrid Adders ECE 645: Lecture 2.

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

Reconfigurable Architectures Greg Stitt ECE Department University of Florida.

EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003 Rev /05/2003.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

ETE 204 – Digital Electronics Combinational Logic Design Single-bit and Multiple-bit Adder Circuits [Lecture: 9] Instructor: Sajib Roy Lecturer, ETE,ULAB.

B0110 Fabric and Trust ENGR xD52 Eric VanWyk Fall 2013.

Full Adder Truth Table Conjugate Symmetry A B C CARRY SUM

Reconfigurable Computing - Performance Issues John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western.

Lecture 3 ALU and Carry Generator using FPGA 2007/09/21 Prof. C.M. Kyung.

Lecture Adders Half adder.

Space vs. Speed: Binary Adders

Digital Building Blocks

CSE Winter 2001 – Arithmetic Unit - 1

Unsigned Multiplication

CSE 140L Discussion 3 CK Cheng and Thomas Weng

Digital System Design Combinational Logic

Presentation transcript:

6/11/2015 Adaptive Hardware Design for Digital Signal Processing Advisor: Dr. Thomas L. Stewart By: Prabjot Kaur Alex Tan

6/11/2015 Presentation Outline q Project Goal q Project Description tFunctional Description tBlock Diagram q Changes q Main Problem q Solution q Design Approaches q Schedule

6/11/2015 Project Goal t Design a Digital Signal Processing (DSP) hardware device t Implemented With Field Programmable Gate Arrays (FPGAs). t Investigate the capability of FPGAs to perform different functions through reconfigurations of the hardware design.

6/11/2015 Project Description Functional Description: DSP is the process of manipulating a digital input. This process utilizes multipliers and adders to achieve this. Typical Equation: y(n) = a 1 *y(n-1)+a 2 *y(n-2) a m *y(n-m)+b*x(n)

6/11/2015 Project Description Functional Description contd. x(n): 8 or 16 bit 2’s complement word Control Switch: Precision of the DSP function to be implemented y(n): The result of the DSP function. FPGA DSP Implementation input x(n) output y(n) Control Switch

6/11/2015 Changes t VHDL

6/11/2015 FA A3Bo A1B1 A2B2AoB3 So S1 S2S3 CoC1 C2 C3 C4 4-Bit Ripple Carry Adder * n-bit ripple carry adder will have 2n+2 gate delay Main Problem

6/11/2015 ALTERNATIVE: Carry Lookahead Adder (CLA) n Required to build a Partial Full Adder (PFA) Separates the parts of the full adder not involving the carry propagation path from those containing the path. Solution

6/11/2015 Xilinx Feature S G P C PFA Block BA

6/11/2015 Carry Lookahead Adder (CLA)

6/11/2015 Comparison GATE DELAYS: CLARCA 4-bit adder6 gates10 gates 16-bit adder10 gates34 gates 64-bit adder14 gates120 gates

6/11/2015 4Build and test an 8-bit adder n16-bit adder and multiplier nImplementation into an FPGA nBuild and test memory cells and registers nComplete an 8-bit and a 16-bit DSP chip nReconfigure the FPGA between real time 8-bit and 16-bit DSP processing Design Approaches

6/11/2015 Schedule Work Time: Jan April 15, 2000 Four main parts: 4 2 weeks : Research and Learning t 3 weeks : Design and Building (more emphasis on Design) t 3 weeks : Design and Building (more emphasis on Building) t 3 weeks : Testing and recording Data t Time after April 15: Testing and getting ready for demo.

6/11/2015 Thank You! Any Questions? Any Questions?