CAN2USB adaptor Project of Uri Kogan ( ) Under supervision of Konstantin Siniuk.

Slides:



Advertisements
Similar presentations
Chapter 3: Introduction to Data Communications and Networking
Advertisements

December 2003 DJM DECO_021 CPU Chips & Buses. December 2003 DJM DECO_022 CPU Chips Modern ones are contained on a single chip Each chip has a set of pins.
1 iHome Automation System Home Automation System Team: Million Dollar Contingency Regiment Adam Doehling Chris Manning Ryan Patterson.
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
USB Digital Audio Player Using ST92163 By Microcontroller DivisionVersion 1.2 / November 2000.
Sales Manual B.Braun Space
Attendance Monitoring System using RFID Technology Presented by : Ayesh Minawi Sudqi Yaseen Laila Ghannam Supervised by : Dr. Mazen Rasekh.
PH4705 ET4305 Interface Standards A number of standard digital data interfaces are used in measurement systems to connect instruments and computers for.
Parts & Functions of a Computer. 2 Functions of a Computer.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
Introduction to Computer Systems
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
Wireless Control with ZigBee Poster Students Yossi Lempert Natan Keren Instructor Konstantin Sinyuk.
Control System for Smart House Characterization Students Yossi Lempert Albert Achtenberg Instructor Konstantin Sinyuk.
Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
USB Mass-Storage Implementation on an Embedded System (D0113) Supervisor: Dimitry Sokolik Performed by: Yoav Gershoni Shachar Faigenblat Final Presentation.
CSCE101 – Database Intro, CPU and Memory October 24, 2006.
EET Advanced Digital Chapter 21 Serial Ports.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 1 Introducing Hardware.
Bus Tracking System characterazation presentation Presented by: Gal gavish and Yuval Peled Supervisor: Hen Broodney Winter High Speed Digital.
Control System for Smart House Mid Semester Presentation Students Yossi Lempert Albert Achtenberg Instructor Konstantin Sinyuk.
System Components Hardware overview for Apollo ACS.
Data Storage Willis Kim 14 May Types of storages Direct Attached Storage – storage hardware that connects to a single server Direct Attached Storage.
COMPUTER SYSTEM.
Embedded Systems Design
Connections Unit objective: Identify connection interfaces and connectors and cables.
SOC Design Lecture 4 Bus and AMBA Introduction.
Camera Interfacing using ARM7
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
USB Flash Card Writer Using ST92163 By Microcontroller DivisionVersion 1.2 / November 2000.
4.0 rtos implementation part II
Teachers Name : Suman Sarker Telecommunication Technology Subject Name : Microcontroller & Embedded System Subject Code : 6871 Semester : 7th Department.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 1: Introduction What is an Operating System? Mainframe Systems Desktop Systems.
A+ Guide to Software Managing, Maintaining and Troubleshooting THIRD EDITION Chapter 2 How an OS Works with Hardware and Other Software.
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
1 CS503: Operating Systems Spring 2014 Dongyan Xu Department of Computer Science Purdue University.
CPU Computer Hardware Organization (How does the computer look from inside?) Register file ALU PC System bus Memory bus Main memory Bus interface I/O bridge.
Buses Warning: some of the terminology is used inconsistently within the field.
1 Microprocessor-based Systems Course 9 Design of the input/output interfaces (continue)
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Network Communications: Chapter 3 Introduction to Computer Architecture.
1 Review - Computing Basics n Key points: u Computer Hardware and Software. u Binary Number System u Networking Terminology F Networking F LANs F WANs.
Hardware Trends. Contents Memory Hard Disks Processors Network Accessories Future.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
SoftPLC In TealwareTM SoftPLC ProcessorsTM Hardbook SoftPLC’s
Motherboard and Bios. Generic Modern Motherboard.
11/16/2006 WSN Mote- MCU & Sensor Hardware 1 ECET 581 Wireless Sensor Networks Mote – MCU & Sensor Hardware 2 of 3 Fall 2006
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
Chapter 3 System Configuration The Complete A+ Guide to PC Repair 5/e Update.
CS-350 TERM PROJECT COMPUTER BUSES By : AJIT UMRANI.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
CHAPTER Microcomputer as a Communication Device. Chapter Objectives Examine the components of the motherboard that relate to communication Describe a.
HOME AUTOMATION: WEB BASED CONTROL Anthony Campbell Eric Poynter EKU, Dept. of Technology Computer Electronic Networking.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK– PARALLEL BUS DEVICE PROTOCOLS 1.
Suleiman Mohammed(mcpn, mncs)
By:David Cohen & Gadi Gilad Instructor: Boaz Mizrahi Project Midterm Presentation CAN Bus Logger Spring 2011.
Chapter 6 Storage and Other I/O Topics. Chapter 6 — Storage and Other I/O Topics — 2 Introduction I/O devices can be characterized by Behaviour: input,
Performed by: Uri Kogan Instructor: Konstantin Siniuk Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
Copyright  2005 by Oxford University Press, Inc. Computer Architecture Parhami1.
Networked Embedded Systems Pengyu Zhang EE107 Spring 2016 Lecture 8 Serial Buses.
Wireless Message Communication Between Two Computers
DIRECT MEMORY ACCESS and Computer Buses
EE 107 Fall 2017 Lecture 5 Serial Buses – UART & SPI
Five Key Computer Components
PC Buses & Standards Bus = Pathway across which data can travel. Can be established between two or more computer elements. PC has a hierarchy of different.
Presentation transcript:

CAN2USB adaptor Project of Uri Kogan ( ) Under supervision of Konstantin Siniuk

Introduction  Technion is developing access control mechanism.  Doors are interconnected using CAN bus.  Database management and the control itself are done on regular PCs using special software.  Needed connection between CAN and PC.

Introduction (continued)  Interconnection options: –Serial (RS232). –Parallel. –Modern options: FireWire, USB, Wireless.

Why USB? Why CAN? USB  Serial and parallel are old and slow.  Supports high-bandwidth (up to 400MBit/s).  Supported by most operating systems (Windows, Unix) and hardware.  Relatively simple. CAN  Standard protocol for industrial networks.  Long distances.  Multiple-devices on one bus.

Project Goals 1.Main goal is to develop a bridge access control devices and PC.  Hardware design.  Software design. 2.Provide transparent communication between access control devices and PC.

Basics CAN USB

What do I build? CAN2USB CAN bus

Block diagram of the card MCU Zilog 512kBytes RAM MCU Microchip USB Controller CAN Channel 1 CAN Channel 2 CAN Channel 3 CAN Channel 4 CAN Channel 5 Power Supply Serial Communication (RS232)

Technology  Primary MCU: Zilog Z8 Encore!® family –64 kBytes FLASH –4 kBytes RAM –SPI –DMA  Secondary MCU: Microchip PIC18F452 –16 kWord FLASH –1.5 kBytes RAM –SPI –USART

Technology  USB: National USB1.1 compatible.  CAN: –Microchip CAN controller, MCP2510. –Microchip CAN transceiver, MCP2551.  RAM: 512 kBytes, ST Microelectronics, M68AW511AL  Serial: standard MAX232  Power: LM , LM

Baud Rates  Maximal data transfer rate of CAN bus in ideal conditions is 1 Mbit/sec.  SPI throughput of MCU’s: ~3 Mbit/sec.  Maximal data transfer rate of USB1.1 in full speed mode is 11 Mbit/sec.  Since CAN conditions are not ideal and bus isn’t fully loaded, 5 CAN buses will work on one SPI bus.

The Scheme Itself

Time table  25 Nov Card design.  25 Dec Card testing with basic software.  15 Jan Card testing in real conditions.  25 Jan Fully operational card.