G080022-00-D The Initial LIGO Timing System Nearly Fatally Flawed CDS Meeting, January 30, 2008 Daniel Sigg, LIGO Hanford Observatory.

Slides:



Advertisements
Similar presentations
18 Bit ADC Status Collaboration meeting May 18, 2007.
Advertisements

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
G D L-Bus Proposal CDS Meeting, June 23, 2004 Paul Schwinberg, Daniel Sigg.
System Integration and Performance
1 S5 Environmental Disturbances: August ‘06 Robert Schofield, U of O Erik Katsavounidis (MIT), Laura Cadonati (MIT), Michele Zanolin (MIT), Dennis Ugolini.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
GPSDO and Ruggedized Timing Products
Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.
Max-Planck-Institut für Gravitationsphysik - Albert-Einstein-Institut DC Meeting Golm - Karsten Kötter1 Current status of DAQ System
B. Hall June 14, 2001Pixel ReadoutPage 1 Goals Look at two word synchronization techniques. Look at signal integrity of LVDS transmission at receiving.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
Technical Seminar on Timing Issues in Digital Circuits
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
EtherCAT (Beckhoff) for advanced LIGO
SIMS-201 Audio Digitization. 2  Overview Chapter 12 Digital Audio Digitization of Audio Samples Quantization Reconstruction Quantization error.
 Principles of Digital Audio. Analog Audio  3 Characteristics of analog audio signals: 1. Continuous signal – single repetitive waveform 2. Infinite.
Master Clock for IceCube October 21, 2003 Contributors: Jerry Przybylski, Kalle Sulanke, Dave Nygren, Chuck McParland, Bob Stokstad Lawrence Berkeley National.
Proposal to increase the credibility of LIGO timing using atomic clocks and an optical fiber based time distribution system Proposal to increase the credibility.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
Advanced Computers and Communications (ACC) Faculty Advisors: Dr. Charles Liu Dr. Helen Boussalis 10/25/20121NASA Grant URC NCC NNX08BA44A Student Assistants:
Digital data acquisition1 Measuring ? „Wer misst, misst Mist.“ numeric result Sensing, Signal Processing Evaluation Physical/Chemical Property Physical/Chemical.
Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.
Hardware injection of continuous gravitational wave signals at GEO600 U. Weiland, G. Heinzel and the GEO600 team References P. Jaranowski, A. Królak, B.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
2014 CIGRE ParisIñigo Ferrero 1 Process Bus Implementation on IEDs: Development Considerations.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
LHC Beam Dump System Technical Audit Trigger Synchronisation Unit.
Martino Ruppi – KM3NeT 16 – 18 April Pylos Clock distribution and absolute time calibration in NEMO phase 1 Martino Ruppi INFN di Bari.
ACOE2551 Microprocessors Data Converters Analog to Digital Converters (ADC) –Convert an analog quantity (voltage, current) into a digital code Digital.
H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit Sub-Nanosecond timing over Ethernet H.Z. Peek......
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
G D Electronics Infrastructure for advanced LIGO LSC Meeting, Boston, July 25, 2007 Daniel Sigg, LIGO Hanford Observatory.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
GPS based time synchronization of PC hardware Antti Gröhn
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Distribution of machine parameters over GMT in the PS, SPS and future machines J. Serrano, AB-CO-HT TC 6 December 2006.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
G D The LIGO Timing System LSC Seminar, May 23, 2003 Daniel Sigg.
G D Commissioning Progress and Plans Hanford Observatory LSC Meeting, March 21, 2005 Stefan Ballmer.
1/13 R.Khan, L. Matone, Sz. Marka, D. Sigg - Recent Timing Diagnostic Results - LIGO-G D - Wednesday, July 25, 2007 Recent Timing Diagnostic Results.
Leon Abeyta LO-IF Engineer EVLA LO-IF PDR 22 January EVLA LO/IF Central and Antenna Reference Generation.
Why Data Conversion? Real world is analog Mostly, communication and computation is digital Need a component to convert analog signals to digital (ADC)
MSI Counters Counter ICs Technician Series ©Paul Godin Updated Feb 2015 gmail.com.
Wireless communication Emmanuel Gyebison. Transmission Signals must be converted into digital values, using a circuit called ADC (Analog to Digital Converter),
AOS: Photon Calibrator Technical Status
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
BPM stripline acquisition in CLEX Sébastien Vilalte.
Timing Board FPGA. Use existing IP version until firmware is ported to new FPGA FPGA Existing IP Carrier UCD Digital I/O TSG Timing Board.
Calibration/validation of the AS_Q_FAST channels Rick Savage - LHO Stefanos Giampanis – Univ. Rochester ( Daniel Sigg – LHO )
H.Z. Peek Nikhef Amsterdam Electronics- Technology KM3NeT General Assembly Meeting Catania, 20-23, February White Rabbit Sub-Nanosecond timing over.
Status and Plans for Xilinx Development
Data Acquisition, Diagnostics & Controls (DAQ)
Generic Remote Interface Unit (RIU) Interface Control Document (ICD)
EI205 Lecture 13 Dianguang Ma Fall 2008.
Commissioning Progress and Plans
TOF Clock Distribution
Commodity Flash ADC-FPGA Based Electronics for an
Fiber Based Synchronous Timing System
Interfacing Data Converters with FPGAs
Presentation transcript:

G D The Initial LIGO Timing System Nearly Fatally Flawed CDS Meeting, January 30, 2008 Daniel Sigg, LIGO Hanford Observatory

G D CDS Meeting2 Timing System Requirements  The ability to reconstruct the arrival time of a gravitational wave signal with infinite signal-to-noise ratio shall be within 10 μs of UTC.  The timing jitter on the converter clocks shall not degrade their performance.  Timing glitches, clock errors, servo system hick-ups and malfunctions shall be recorded.  All oscillator frequencies shall be locked to UTC. 2 N sampling clock → Impossible to buy off the shelf

G D CDS Meeting3 Version 1  1 GPS master per (L)VEA  Timing distribution signals are differential ECL  Converter clock in most cases oversampled  Converter clock starts at 1 second boundary No true synchronization Start-up problems (every time you boot, timing jumps) Counting errors can go unnoticed for days, weeks, … GPS Brandywine Fan-outSlave PPS

G D CDS Meeting4 Version 2  1 atomic clock per site  1 timing comparator per (L)VEA Doesn’t solve converter clocking problems GPS Brandywine Fan-outSlave PPS Atomic Clock UTCGTCT fiber PPS =?

G D CDS Meeting5 Transport Problem  Skew counters  Currently ~200  s not accounted for in the calibration! AS ADC LSC Computer ETM DAC SUS Computer 4km fiber Overall delay? Recording delays? Skew?

G D CDS Meeting6 Version 2½  Replace ECL lines with fiber GPS Brandywine Fan-outSlave PPS Atomic Clock UTCGTCT fiber PPS =?

G D CDS Meeting7 Version 3  1 GPS/OCXO master per site (Symmetricom 58503B)  Each fan-out and slave has its own VCXO clock  Return fiber indicates the state of the slave clock Timing errors and glitches are recognized and can be recorded GPS & OCXO Fan-out VCXO Slave VCXO Atomic Clock UTCGTCT fiber PPS =? fiber

G D CDS Meeting8 Version 3+  Time stamp with DuoTone  960Hz and 961Hz (can resolve 1 PPS)  Ramp, IRIG-B, pulse don’t work (harmonics)  Only AS port ADC, DACs not covered AWG DAC PEM ADC AS port ADC Slave DuoTone Ramp

G D CDS Meeting9 Fiber Protocol iLIGO:  2 23 Hz clock  Positive edges are used to lock VCXO in slave  Negative edges are used to encode 1 PPS aLIGO:  Encode GPS time with negative edges  Encode status and error bits with negative edges

G D CDS Meeting10 Version 4.A (aLIGO)  Fiber based timing system  New FPGA based  All diagnostics sent back to master  Master interfaces a “EPICS” computer  Master integrates GPS receiver for time stamp  Master controls OCXO by digital servo  Atomic clock as independent check (reuse current)  Dedicated slaves  Converter clocking  DuoTone generator & 1 PPS comparator  XO locking

G D CDS Meeting11 Version 4.B (aLIGO)  Full time stamps  Integrate timing and converter  DuoTone on all boards/read GPS time DAC board ADC board DuoTone Generator DuoTone fiber Converter Clocking fiber Digital IO board PCI-E

G D CDS Meeting12

G D CDS Meeting13 Timing Slave (6” x 3.5”)

G D CDS Meeting14 Conclusion  Persistent problems:  Timing jumps on reboot (problem resurfaced in fast ADC)  Lack of timing diagnostics  Lack of reliable time stamps  Lack of qualification  200  s unexplained calibration delay  Photon calibrator analysis only now started Full time stamps and reliable diagnostics are necessary for the next generation timing system