RAL, 16-Jul-2007Vladimir Rajović / Birmingham ASIC1 test PCB status.

Slides:



Advertisements
Similar presentations
Fischer Manufacturing is an electrical fabrication company based in New Brighton, MN. We specialize in building to engineering specified requirements.
Advertisements

Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
Getting Started with Layout Compiled by Ryan Johnson May 1, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The.
GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.
Corporate Presentation Introduction OurPCB Tech Limited was found in 2005, it provides professional PCB&PCBA service for over than 1500 customers around.
Detector Systems Update MICO May 19, MICE Detector Systems  Beam Monitors u Over heating of sender boards has been s Solution.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
Thursday 23 July 2009 CloudSat. Exciting News of the Day Goodbye Hello.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Microprocessor System Design Using Coldfire Embedded Processor Mid-Term Presentation Marshall Belew Delilah Dabbs Terry Dahlke Brian Sladecek  2000 CPSC.
Printed Circuit Board Design
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Production and Testing Status V. Fisch, T. Kiss, T. Tölyhi, V. Veszprémi BPIX Supply Tube Electronic Boards.
A Fast Evaluation of Power Delivery System Input Impedance of Printed Circuit Boards with Decoupling Capacitors Jin Zhao Sigrity Inc.
Monday, October 24 th 3 rd & 6 th Please have 2 sharpened pencils, your formula notecards, and your math notebook and folder. NO new Math Minutes this.
How DfM – Virtual Prototype, General approach.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Status and outlook of the Medipix3 TSV project
The printed circuit board (PCB) design
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
TRD DAQ (U) Software Status TIM CERN May.09 Chanhoon Chung, Mark Millinger, Andreas Sabellek IEKP - Universität Karlsruhe (TH)
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 13: PCB Design Oct 12, 2010 Some material from Mark Brehob.
AIDA annual meeting,Vienna, 26th March 2014Václav Vrba, Institute of Physics, Prague 1  design of sensors for production submission  design of the readout.
Status Brussels GANTRY Ê Assembly of R3 modules (36 modules) 4 precision of the modules 4 problems with DataBase (not adapted for single sensor modules)
Five Verses That Grab The Truth Of Easter “…that… we too might walk in newness of life." Romans 6:4b.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
Agendas and journals for…. Writing Assignment: 10 June 2013  If you could go on an adventure, what would you do? Where would you go? What would you bring.
Status of installed target Preparation of “demonstrator” target Chris Booth Sheffield 25 th January 2008.
Part IV: Finishing The Layout – Finishing Touches and Design Rule Check September 24-28, 2012 Carol Lenk Introduction to Prototyping a LED Driver.
MICO July 07Jean-Sébastien GraulichSlide 1 Detector DAQ Status o Overview – Hardware status o Installation at RAL o DAQ workshop o Current Activities Jean-Sebastien.
DAQMB Production Status S. Durkin The Ohio State University Florida EMU Meeting 2004.
RAL Instrumentation DepartmentViraj Perera Generic Test Module & BGAs Similar architecture to DSS with Virtex FPGAs.
Mini-2 and MMFE-8 Status at U. Arizona Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University.
1 HBD update Itzhak Tserruya DC Upgrades meeting, January 14, 2005 NIM paper II: Generic R&D ~ completed Full scale prototype construction Pending issues.
RAL, 17-May-2007Vladimir Rajović / Birmingham MAPS TEST PCB SCHEMATICS REVIEW.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
Coach Michele’s Group Coaching July 5, Copyright (c) Michele Caron, 2011 Today’s Topic Success and Productivity – The Power of No.
How to make a PCB.
TRIO-CINEMA 1 UCB, 2/08/2010 CINEMA Solar Array Design Review Yashraj Khaitan David Glaser Kevin Jenkins Chris Pasma Space Sciences Laboratory University.
ASSEMBLING THE PCB Have the PCB in front of you as shown. Make sure there are no copper tracks showing. This side is called the component side.
For Administrative Professionals. Objectives At the end of this session you should be able to … Navigate in AiM Create a Customer Request Search for a.
March 25, FVTX Monthly/Quarterly Report June, 2009 Technical Status, Cost & Schedule Melynda Brooks, LANL.
Technology Department 1 ELENA Fast Deflectors status Nicolas Voumard, Jan Schipper TE/ABT/EC TCM 17/11/2015 1/11.
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
Electronics for CEDAR Cristina Lazzeroni, Marian Krivda, Richard Staley, Xen Serghi, Karim Massri University of Birmingham, UK 3/5/
Status of the TileMuon Digitizer Board Victor Ferraz.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
DEPFET Workhop, Ringberg, June Ladislav Andricek, MPG Halbleiterlabor Lessons learned from EMCMs assembly status - next steps.
 A PCB is printed circuit board, also known as a printed wiring board. It is used in electronics to build electronic devices. A PCB serves 2 purposes.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Faculty of Physics, University of Belgrade Collaboration meeting, Budapest 15 th of May, ToF-L/R detector HV upgrade Jovan Puzović, Faculty of Physics,
Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Scope of the Project Current Status Schedule  Commissioning.
Mechatronics Putting It All Together A Quick Look Into PCB Design July 17, 2013.
Version 0.1 TPAC Irradiation board Upgrade 2/06/2010.
Development of T3Maps adapter boards
Status of NA62 straw electronics and services
Status of NA62 straw readout
Markus Friedl (HEPHY Vienna)
INSIDE – Update meeting
Activities so far Meeting at Imperial, Paul and Matt
10/month is the present production rate 2 FTE + sporadic contributions
FEE Electronics progress
Assembly order PCB design
पी.सी.बी बोर्ड.
Requesting New Hardware or Software
University of California Los Angeles
Understanding the Global Apparel Manufacturing Process: A
Wireless Embedded Systems
Presentation transcript:

RAL, 16-Jul-2007Vladimir Rajović / Birmingham ASIC1 test PCB status

RAL, 16-Jul-2007Vladimir Rajović / Birmingham PresentPresent  The board has been first submitted on Wed 4 July to the manufacturer #1  Manufacturer #1 replied they could not make the board as is (the PCB build with blind vias is tricky)  When asked what could be done on our side in order to do the business ASAP, they said it was not possible in a short term  We approached manufacturer #2 with the same question, and they proposed a new build, which was submitted on Friday 6 July

RAL, 16-Jul-2007Vladimir Rajović / Birmingham PresentPresent  Original build was 8-layer build with multiple blind vias (1-7, 1-5, 2-8, …)  When informed it was hard to manufacture, I promptly modified the design to employ only 1-7 blind vias  Even then, manufacturer #1 said it could not be settled in a short time, whereas manufacturer #2 proposed that they (for some reason) introduce additional layer between original layers 6 and 7; the new layer would be just a dummy structure, needed for technology reasons.  The introduction of new layer caused a change to widths of and gaps between tracks on the board, but hey…  The manufacturer warned the boards might bow a bit, but this is not an issue for us

RAL, 16-Jul-2007Vladimir Rajović / Birmingham PresentPresent  The board is electrically still a 8- layer board, but physically it is a 9-layer board

RAL, 16-Jul-2007Vladimir Rajović / Birmingham PresentPresent  Maximalist requests for the board accomplished (reference to PCB review)  four tantalum capacitors per power net  M3 mounting holes  three LA connectors

RAL, 16-Jul-2007Vladimir Rajović / Birmingham FutureFuture  The first three boards finished on the last Friday, 13 Jul  Shipped to the IC the same day  The first three boards ready for initial tests (assembled):  Optimistic: Wednesday 18 Jul (if assembled at IC)  Pessimistic: Tuesday 24 Jul (if assembled commercially)  Initial tests to be done at RAL, by Jamie and me  Matt should have DAQ software ready soon

RAL, 16-Jul-2007Vladimir Rajović / Birmingham The board outline