Customizing Virtual Networks with Partial FPGA Reconfiguration

Slides:



Advertisements
Similar presentations
Building Fast, Flexible Virtual Networks on Commodity Hardware Nick Feamster Georgia Tech Trellis: A Platform for Building Flexible, Fast Virtual Networks.
Advertisements

1 Building a Fast, Virtualized Data Plane with Programmable Hardware Bilal Anwer Nick Feamster.
Virtual Switching Without a Hypervisor for a More Secure Cloud Xin Jin Princeton University Joint work with Eric Keller(UPenn) and Jennifer Rexford(Princeton)
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
International Symposium on Low Power Electronics and Design Energy-Efficient Non-Minimal Path On-chip Interconnection Network for Heterogeneous Systems.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
HTR: On-Chip Hardware Task Relocation for Partially Reconfigurable FPGAs + Also Affiliated with NSF Center for High- Performance Reconfigurable Computing.
Performance Evaluation of Open Virtual Routers M.Siraj Rathore
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
Traffic Management - OpenFlow Switch on the NetFPGA platform Chun-Jen Chung( ) SriramGopinath( )
Some Thoughts on Technology and Strategies for Petaflops.
VROOM: Virtual ROuters On the Move Jennifer Rexford Joint work with Yi Wang, Eric Keller, Brian Biskeborn, and Kobus van der Merwe
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
Configurable System-on-Chip: Xilinx EDK
Router Architectures An overview of router architectures.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
CS 838: NetFPGA Tutorial Theophilus Benson.
Router Architectures An overview of router architectures.
Bitstream Relocation with Local Clock Domains for Partially Reconfigurable FPGAs Adam Flynn, Ann Gordon-Ross, Alan D. George NSF Center for High-Performance.
Department of Electrical and Computer Engineering Kekai Hu, Harikrishnan Chandrikakutty, Deepak Unnikrishnan, Tilman Wolf, and Russell Tessier Department.
Virtualized FPGA accelerators in Cloud Computing Systems
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.
Aug 20 th, 2002 Sigcomm Education Workshop 1 Teaching tools for a network infrastructure teaching lab The Virtual Router and NetFPGA Sigcomm Education.
Virtual ROuters On the Move (VROOM): Live Router Migration as a Network-Management Primitive Yi Wang, Eric Keller, Brian Biskeborn, Kobus van der Merwe,
Paper Review Building a Robust Software-based Router Using Network Processors.
Benefits of Partial Reconfiguration Reducing the size of the FPGA device required to implement a given function, with consequent reductions in cost and.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
Hosting Virtual Networks on Commodity Hardware VINI Summer Camp.
February 12, 1998 Aman Sareen DPGA-Coupled Microprocessors Commodity IC’s for the Early 21st Century by Aman Sareen School of Electrical Engineering and.
A Flexible Interconnection Structure for Reconfigurable FPGA Dataflow Applications Gianluca Durelli, Alessandro A. Nacci, Riccardo Cattaneo, Christian.
So, Jung-ki Distributed Computing System LAB School of Computer Science and Engineering Seoul National University Implementation of Package Management.
Eric Keller, Evan Green Princeton University PRESTO /22/08 Virtualizing the Data Plane Through Source Code Merging.
COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.
Improving Network I/O Virtualization for Cloud Computing.
High-Level Interconnect Architectures for FPGAs An investigation into network-based interconnect systems for existing and future FPGA architectures Nick.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
High-Level Interconnect Architectures for FPGAs Nick Barrow-Williams.
A Hybrid IP Lookup Architecture with Fast Updates Author : Layong Luo, Gaogang Xie, Yingke Xie, Laurent Mathy, Kavé Salamatian Conference: IEEE INFOCOM,
1 Towards Practical Architectures for SRAM-based Pipelined Lookup Engines Author: Weirong Jiang, Viktor K. Prasanna Publisher: INFOCOM 2010 Presenter:
By V. Koutsoumpos, C. Kachris, K. Manolopoulos, A. Belias NESTOR Institute – ICS FORTH Presented by: Kostas Manolopoulos.
Next Generation Operating Systems Zeljko Susnjar, Cisco CTG June 2015.
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
StrideBV: Single chip 400G+ packet classification Author: Thilan Ganegedara, Viktor K. Prasanna Publisher: HPSR 2012 Presenter: Chun-Sheng Hsueh Date:
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Variable Packet Size Buffered Crossbar (CICQ) Switches Manolis Katevenis, Georgios Passas, Dimitrios Simos, Ioannis Papaefstathiou, and Nikos Chrysos FORTH.
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the FPX.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
STORE AND FORWARD & CUT THROUGH FORWARD Switches can use different forwarding techniques— two of these are store-and-forward switching and cut-through.
Run-time Adaptive on-chip Communication Scheme 林孟諭 Dept. of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C.
VAPRES A Virtual Architecture for Partially Reconfigurable Embedded Systems Presented by Joseph Antoon Abelardo Jara-Berrocal, Ann Gordon-Ross NSF Center.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Technical Reading Report Virtual Power: Coordinated Power Management in Virtualized Enterprise Environment Paper by: Ripal Nathuji & Karsten Schwan from.
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Fast Lookup for Dynamic Packet Filtering in FPGA REPORTER: HSUAN-JU LI 2014/09/18 Design and Diagnostics of Electronic Circuits & Systems, 17th International.
1WARFP 2006 NetFPGA Greg Watson Prof. Nick McKeown, Martin Casado High Performance Networking Group Stanford and many Stanford students…
Exploiting Task-level Concurrency in a Programmable Network Interface June 11, 2003 Hyong-youb Kim, Vijay S. Pai, and Scott Rixner Rice Computer Architecture.
Application-Specific Customization of Soft Processor Microarchitecture Peter Yiannacouras J. Gregory Steffan Jonathan Rose University of Toronto Electrical.
Runtime Reconfigurable Network-on- chips for FPGA-based systems Mugdha Puranik Department of Electrical and Computer Engineering
Is Virtualization ready for End-to-End Application Performance?
Application-Specific Customization of Soft Processor Microarchitecture
Reference Router on NetFPGA 1G
Shenghsun Cho, Mrunal Patel, Han Chen, Michael Ferdman, Peter Milder
Jian Huang, Matthew Parris, Jooheung Lee, and Ronald F. DeMara
® IRL Solutions File Number Here.
Reference Router on NetFPGA 1G
Application-Specific Customization of Soft Processor Microarchitecture
NetFPGA - an open network development platform
Cluster Computers.
Presentation transcript:

Customizing Virtual Networks with Partial FPGA Reconfiguration Dong Yin, Deepak Unnikrishnan, Yong Liao Lixin Gao and Russell Tessier Funded by National Science Foundation Grant CNS-0831940 Electrical and Computer Engineering University of Massachusetts, Amherst USA

Outline Network virtualization FPGA as a network virtualization platform Customizing virtual routers with Partial FPGA reconfiguration Dynamic virtual router allocation Results Conclusions

Network Virtualization Many logical networks share a physical network infrastructure Reduces costs Independent routing policies Key Challenges Isolation Performance Scalability Flexibility Usability

Network Virtualization Techniques Software Full/Container virtualization ASIC/Network Processors Supercharging PlanetLab Juniper E series S/W ASIC Scalability High Limited Flexibility Performance Low Isolation Moderate Usability Good

FPGA as a Virtualization Platform High performance Flexible hardware through reconfiguration Full reconfiguration Reprogram entire chip Chip shut down during reconfiguration Partial reconfiguration Reprogram ‘part’ of the chip Non-reconfigured regions can still operate during reconfiguration

FPGA as a Virtualization Platform Key Challenges Resource isolation between virtual routers Scalability - Limited on-chip logic In this paper, Use partial reconfiguration for better resource isolation between virtual routers Combine software virtual routers with hardware routers to create a scalable system

System Overview NIC NIC Linux NetFPGA OpenVZ VRouter OpenVZ VRouter Software bridge Linux Kernel driver PCI 1G Ethernet I/F SDRAM SRAM PHY HW VRouter SDRAM HW VRouter SRAM NetFPGA

Reconfigurable Region Architecture Fwd Logic Fwd Table PRR1 PRR2 CPU Transceiver MAC RXQ CPU RXQ MAC TXQ CPU TXQ Input Arbiter Design Select Output Queues PCI I/F Bridge OpenVZ Virtual Router VIP TYPE x.x.x.x HW y.y.y.y SW VID 1 CONTROL FPGA Static Reconfigurable Region Linux

Reconfigurable Region Architecture Fwd Logic Fwd Table PRR1 PRR2 CPU Transceiver MAC RXQ CPU RXQ MAC TXQ CPU TXQ Input Arbiter Design Select Output Queues PCI I/F Bridge OpenVZ Virtual Router VIP TYPE x.x.x.x HW y.y.y.y SW VID 1 CONTROL FPGA Static Reconfigurable Region Linux 9

Dynamic Virtual Router Management Virtual router requirements change over time Varying bandwidth/latency requirements Different routing policies -> Different h/w resources Solution - Exploit heterogeneity High throughput routers -> Hardware Low throughput routers -> Software Dynamically migrate virtual routers between s/w and h/w

Dynamic Virtual Router Management Allocation Try allocation in software (if b/w permits) Else try allocation in hardware (if b/w and resources permit) Removal S/W - Destroy OpenVZ container H/W - Program blank bitstream to reconfigurable region Upgrades Greedily migrate virtual routers between FPGA and Software based on bandwidth requirement

Evaluation Source Virtual Router Sink 2 Partially reconfigurable virtual routers on Virtex II Software virtual routers - 3Ghz AMD X2 2GB RAM Metrics Throughput Reconfiguration time Packet generation NetFPGA packet generator Source NetFPGA Pktgen Virtual Router Sink NetFPGA Pktcap 1Gbps 1Gbps

Partial Bitstream Generation Virtual router 2 (Verilog) Virtual router 1 (Verilog) Xilinx Early Access Partial Reconfiguration Partial bitstream repository PlanAhead JTAG

Throughput of Partially Reconfigurable Virtual Router Consistent line rate (1Gbps) across packet sizes

Traffic Isolation and Reconfiguration Time Full Reconfiguration Approach Fully Reconfigure FPGA eth OpenVZ H/W Virtual Router A Virtual Router B Source Sink MAC Qs Design Select Output S/W Bridge FPGA H/W Virtual router B’ Linux

Traffic Isolation and Reconfiguration time Full reconfiguration 12 seconds Partial reconfiguration 20x reduction in downtime

Throughput per virtual router Partial reconfiguration benefits at higher reconfiguration frequencies

Dynamic Virtual Network Allocation Evaluation Model 1000 virtual networks Bandwidth distribution from PlanetLab nodes. Poisson arrivals and Poisson lifetimes Mean arrival period = 2hrs Mean lifetime = ~2.5 days (64 hrs) Bandwidth of live network changes according to Uniform distribution between 0%-X% from initial allocation b/w All networks can be either allocated in FPGA or Software virtual routers

Benefit of Virtual Network Migration Upto 20% more upgrade requests serviced by dynamic assignment Reallocation benefits over wide fluctuations in bandwidth

Resource Usage and Power Consumption FPGA # Partially Reconfigurable Virtual Routers Virtex II 2 Virtex 5 32 Power management via Clock gating Shutdown virtual routers when not in use Saves 10% overall power

Conclusion A novel heterogeneous network virtualization platform Enhanced resource isolation and reconfiguration time With partial FPGA reconfiguration Scalable Combines fast FPGA virtual routers with software virtual routers Dynamic network allocation and migration Towards a green virtualization platform Integrates power management techniques

Future Work Usability Higher level abstractions for creating and managing partial bitstreams Explore non-JTAG interfaces for reconfiguration (PCI Express/ICAP)

Thank you Questions?