Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

Slides:

Advertisements

Similar presentations

Flip-Flops Basic concepts. A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) A flip-flop circuit.

Advertisements

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

Give qualifications of instructors: DAP

Computer Science 210 Computer Organization Clocks and Memory Elements.

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

1 Fundamentals of Computer Science Sequential Circuits.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.

Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.

1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.

Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.

Latches and Flip-Flops

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.

Latches and Flip-Flops Discussion D4.1 Appendix J.

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

Flip-Flops Section 4.3 Mano & Kime. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.

ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.

1 Sequential Circuit Latch & Flip-flop. 2 Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK.

EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.

D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.

Unit 11 Latches and Flip-Flops Fundamentals of Logic Design By Roth and Kinney.

1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.

9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

Sequential Circuit Latch & Flip-flop. Contents Introduction Memory Element Latch  SR latch  D latch Flip-flop  SR flip-flop  D flip-flop  JK flip-flop.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi

Dept. of Electrical Engineering

4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.

7. Latches and Flip-Flops Digital Computer Logic.

1. 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs.

Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.

CS1103 Arunima Shukla Asim Marchant Urja Kantharia Harsh kosambia Digital Electronics Mini Project.

Computer Science 210 Computer Organization

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Digital Design Lecture 9

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

Computer Science 210 Computer Organization

ECE Digital logic Lecture 16: Synchronous Sequential Logic

Sequential logic circuits

Computer Science 210 Computer Organization

Excitation Vectors Input Combinational Logic Memory Output States.

Lecture 16 Logistics Last lecture Today HW5 out, due next wednesday

Dr. Clincy Professor of CS

Excitation Vectors Input Combinational Logic Memory Output States.

University of Maryland Baltimore County Department of Computer Science and Electrical Engineering CMPE 212 Laboratory (Discussion 10) Hasib Hasan

Lecture 16 Logistics Last lecture Today HW5 out, due next wednesday

1) Latched, initial state Q =1

Sequential Circuits UNIT- IV

Sequential Digital Circuits

Presentation transcript:

Latches Module M10.1 Section 7.1

Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only on current input but also on past input values –Need some type of memory to remember the past input values

Cross-coupled Inverters State 1 State 2

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store 0 1 Reset

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store 0 1 Reset

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store 0 1 Reset 1 1 Disallowed Q 0 !Q 0

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store 0 1 Reset 1 1 Disallowed Q 0 !Q 0

S-R Latch !S !R Q !Q S R CLK S R CLK !S !R Q !Q Q 0 !Q 0 Store Reset Set Disallowed X X Q 0 !Q 0 Store

D Latch Q !Q CLK D !S !R S R S R CLK Q !Q Q 0 !Q 0 Store Reset Set Disallowed X X 0 Q 0 !Q 0 Store X 0 Q 0 !Q 0 D CLK Q !Q

D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and is latched when the clock goes to zero.

D Latch CLK D Q E x y z x y z Does NOT latch z = z $ x = 0 $ 1 = 1 Latches on following edge of clock

D Latch CLK D Q E x y z x y z Does latch z = z $ x = 0 $ 1 = 1 Use narrow pulse If x remains high, successive clock pulses will toggle z