A HS-DSL project of: Tetris FPGA Game Characterization Presentation

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

JED Microprocessors Pty Ltd Presenting the JED T430 low-cost Projector Controllers Nov 22nd, 2009.
Slide 1CPU Emulator Tutorial This program is part of the software suite that accompanies the book The Digital Core, by Noam Nisan and Shimon Schocken 2003,
Internal Logic Analyzer Final presentation-part B
Internal Logic Analyzer Final presentation-part A
Electronic and Computer Engineering Colin Grogan Final Year Project: Design and Build an Air Mouse for people with lower mobility.
Problems Encountered - Up to Midterm State Machine Transitions Much Too Fast - Solved by Decreasing Clock (LED Circuit) Difficult to Test LED (Column)
Stop Watch Sean Hicks Dongpu Jin ELEC 307 Project 2 Instructor: Alvaro Pinto April/12/2011.
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.
Home Wireless Control Students Lee Blum Ehud Ravitz Instructor Konstantin Sinyuk Characterization Presentation.
GamePal  Mark Fedorak  Vera Casteel  Ron Smith  Kris Pucci.
Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool 1 A HS-DSL project of: Tetris FPGA Game Characterization Presentation By: Rami Busool Ameer.
Laser Shoot-Out Game By Steven Noto and Laura Miller Advisor: Steven Gutschlag April 4, 2000 Senior Project Status Report 2.
Asynchronous Pipelined Ring Interconnection for SoC Final Presentation One semester project, Spring 2005 Supervisor: Nitzan Miron Students: Ziv Zeev Shwaitser.
Tetris Game on SoPC, by: Ameer Abdel-hadi & Ahmad Busool 1 A HS-DSL project of: Tetris Game on SoPC System Midterm Presentation By: Ameer Abdel-hadi &
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Zach Allen Chris Chan Ben Wolpoff Shane Zinner Project Z: Stereo Range Finding Based on Motorola Dragonball Processor.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Characterization.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Project D1427: Stand Alone FPGA Programmer Characterization presentation 10/12/08 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed.
10/31/2008EECS150 Lab Lecture #10 The Waveform Generator EECS150 Fall Lab Lecture #10 Chris Fletcher Adopted from slides designed by Chris Fletcher.
Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –
Read Only Memory (ROM) Number of words Size of word A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the.
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
USB host for web camera connection
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
CHAPTER 1 XNA Game Studio 4.0. Your First Project A computer game is not just a program—it is also lots of other bits and pieces that make playing the.
E-LABORATORY PRACTICAL TEACHING FOR APPLIED ENGINEERING SCIENCES W O R K S H O P University of Oradea, Romania February 6, 2012 G E N E R A L P R E S E.
Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,
Lab 2: Capturing and Displaying Digital Image
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Mini Control System Final Presentation Performed By: Yaron Adler Supervised By: Boaz Mizrachi.
OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
Welcome to CSIS10A Computer Science: Beginning Programming Please, take a syllabus.
Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.
Golomb Rulers Richard Stroop Virginia Tech Department of Computer Engineering 4/29/11.
Tools - Implementation Options - Chapter15 slide 1 FPGA Tools Course Implementation Options.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
NIOS II Ethernet Communication Final Presentation
Intermediate 2 Software Development Process. Software You should already know that any computer system is made up of hardware and software. The term hardware.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
Slide 1 Project 1 Task 2 T&N3311 PJ1 Information & Communications Technology HD in Telecommunications and Networking Task 2 Briefing The Design of a Computer.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.
Multimedia and Computers Introduction to Computers.
Lab 2 Parallel processing using NIOS II processors
Computer Engineering 4OI4 Project Proposal James Gurunlian Clarence Ngai
Bonitron A\C Demand Scheduler Alex Brown Cory Haugh Ajmer Dwivedi.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Characterization presentation Dual-semester project.
Senior DesignSoftware-1Seattle Pacific University High-level Software Design Context Diagram Connections between major components Synchronization with.
USB host for web camera connection Characterization presentation Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk High Speed Digital.
VB.NET and Databases. ADO.NET VB.Net allows you many ways to connect to a database. The technology used to interact with a database or data source is.
Done by: Chelsea Bryan Friday, October 10,2014.   The BIOS (aka) Basic input/output system, is a built in software that determines what's a computer.
Hardware/Software Basics Test Get out your DIY Test Review.
Abstract Hooked on Harmonix has been helping you play piano since The project takes input from a commercial MIDI keyboard and displays an image of.
ENERGY METER TO INDICATE BILLING IN RUPEES FOR LOAD WISE OR DAY WISE
Lab 1: Using NIOS II processor for code execution on FPGA
DIGITAL CALCULATOR USING 8051
Food Inventory Tracker
Microcontrollers and Microprocessors
Low cost FPGA implimentation of tracking system from USB to VGA
Palm Basic Applications
Presentation transcript:

A HS-DSL project of: Tetris FPGA Game Characterization Presentation By: Ameer Abdel-hadi Ahmad Busool Supervisor: Nitzan Miron 8, April 2005 Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool 1. Agenda Agenda Preface The project goal Check list The development environment: The display: External LCD or VGA screen? The SoPC board: Memec Vertix-II Pro or AlteraMAX? The software/emulator Tetris Program run example Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool 2. Preface Tetris, what is it? Tetris is a Russian computer game founded on 1985, where you should try to fit in block into a play-field, quite simple but really fun. All blocks are built from four bricks (the name Tetris is derived from the ancient Greek word for four: "tetra"), there are seven combinations of the four bricks as seen here below. SoPC definition: Acronym of “System on Programmable Chip”. It’s a chip where you can control it’s function, rebuild it’s cores, reroute it’s components & load you’re your own code to it’s memory. Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool 3. The project goals Our goal is to develop a design of a Tetris game on a SoPC FPGA, with stand alone functionality (without a PC). The Design flow is as the following: Choosing the suitable hardware for optimal solution for our problem. The major hardware are: the display and the development board. Develop a software emulator, which emulates the hardware on a PC. Rearrange the emulator code to fit the hardware. Loading the code to the hardware. Hardware integration. Run and check! Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool 4. Check list Choose the suitable hardware (not yet…) Software emulator (almost done) Rearranging the software to fit the hardware (no) Hardware system integration (no) SW/HW integration (no) Run and check the system (no) Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

5.1 The development environment: External LCD or VGA Screen? We still in dilemma, to use external LCD or an regular VGA screen. The external LCD screen in the Lap are very small to implement out game. We suggest to buy a new LCD: Hitachi LMG7420PLFC-X 128x240 dots. Or to use regular VGA screen. We prefer the second choice. Any suggestions? Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool 5.2 The development environment: The SoPC board: Memec Vertix-II Pro or AlteraMAX? The choice of the development board is dependent on the display, because Vertix-II pro doesn’t has a VGA output, so we should solid this output on the board with a decoder chip. AlteraMAX has a VGA output built on the board so we don’t have to make extra effort sliding new parts on the board. Suggestions are welcome! Memic Vertix-IIPro Altera Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

The software/emulator The Tetris code is written in C++. Compiled at Microsoft .net The output is dropped to STDOUT as ascii text. The input is the keyboard (STDIN at this case). In order to emulate the hardware we should write the output as a pixels matrix (not ascii text). Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

Tetris program run example Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

Agenda of the project for the coming weeks : It has to build the system includes the PS232 ,check the option of the display with bold attention to ysoog th coordinate of the pixels (to finish until 14/4). Study the I/O in a simple program and to study how to operate by by attention to the following: - Dip switches. - push buttons. LCD. (this mission will take 2 weeks and has to be finished until 28/4) 3. Compile to a PPC (Power PC) FPGA. (has to be finished until 9/5) 15/5 have to attend to midterm presentation. Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool

After the midterm presentation 4. Host agent (the connection protocols between the hardware components).(21/5) 5. Integration….(has to be finished until 28/5). 6. Adding push buttons. (5/6) 7. Final Integration and Testing. (12/6) Submit the project book maximum on (20/6). Tetris FPGA Game Project, by: Ameer Abdel-hadi & Ahmad Busool