3.4 Bipolar Logic 1. Diode Logic

Slides:

Advertisements

Similar presentations

CMOS Logic Circuits.

Advertisements

Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)

CH14 BIPOLAR DIGITAL CIRCUITS The Ideal BJT Transistor Switch

TTL (Transistor Transistor Logic).  Transistor Transistor logic or just TTL, logic gates are built around only transistors.  TTL was developed in 1965.

Digital Electronics Logic Families TTL and CMOS.

Logic Families and Their Characteristics

Ch 11 Bipolar Transistors and Digital Circuits

CMOS gates Electrical characteristics and timing TTL gates

Chap.10 Digital Integrated Circuits. Content  10-1 Introduction  10-2 Feature  10-3 Feature of BJT  10-4 RTL and DTL  10-5 TTL  10-6 ECL  10-7.

Voltage Transfer Characteristic for TTL

ECES 352 Winter 2007Ch 11 Bipolar Digital Pt. 21 Simplified Transistor - Transistor Logic (TTL) *Transistor - Transistor Logic (TTL) *Simplified form of.

Digital Design: Chapters Chapter 1. Introduction Digital Design - Logic Design? Analog versus Digital Once-analog now goes digital –Still pictures.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #4

ECES 352 Winter 2007Ch 11 Bipolar Digital Pt. 31 Transistor - Transistor Logic (TTL) iRiR i C3 vivi vovo *TTL basics of operation à Similar to that of.

Lecture #24 Gates to circuits

Physical States for Bits. Black Box Representations.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #5

Answer to exercises(3) P185, 3.11 (a) Circuit diagram C B V DD Z Q6Q6 Q4Q4 Q1Q1 Q3Q3 Q5Q5 A Q2Q2 A B C Q1 Q2 Q3 Q4 Q5 Q6 Z L L L off on off on off on 1.

3.3 CMOS Logic 1. CMOS Logic Levels NextReturn Logic levels for typical CMOS Logic circuits. Logic 1 (HIGH) Logic 0 (LOW) Undefined Logic level 5.0V 3.5V.

ECE 331 – Digital System Design Electrical Characteristics of Logic Gates, Circuit Design Considerations, and Programmable Logic Devices.

© 2000 Prentice Hall Inc. Figure 6.1 AND operation.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Logic Families Introduction.

EET 252 Unit 2 Integrated Circuit Technologies

Digital logic families

CSET 4650 Field Programmable Logic Devices

EE 261 – Introduction to Logic Circuits

EET 1131 Unit 9 Logic Families

CSET 4650 Field Programmable Logic Devices Dan Solarek Logic Families Introduction & Overview.

Digital Devices. Implementing logic circuits Shorthand notation Electrical characteristics.

INTEGRATED CIRCUIT LOGIC FAMILY

CH111 Chapter 11 CMOS and TTL Circuits By Taweesak Reungpeerakul.

Logic Families and Their Characteristics

Classification of Digital Circuits

Digital Logic Families PHYS3360/AEP3630 Lecture 26 1.

Topic 4: Digital Circuits

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

Digital Design: Principles and Practices

Electrical Characteristics of Logic Gates Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.

Contemporary Logic Design Multi-Level Logic © R.H. Katz Transparency No. 5-1 Chapter # 2: Two-Level Combinational Logic Section Practical Matters.

Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.

Electrical Characteristics Practice Problems 1 Last Mod January 2008  Paul R. Godin with Solutions.

Chapter 4 Logic Families.

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

ECE 331 – Digital System Design Constraints in Logic Circuit Design (Lecture #13) The slides included herein were taken from the materials accompanying.

1.0 INTRODUCTION  Characteristics of the active electronic components that determine the internal construction and operation of electronic circuitry.

4. TTL = Transistor-Transistor Logic. Uses bipolar transistors and diodes IN1IN2OUT LLL LHL HLL HHH Vcc OUTIN1 IN2 R Diode Logic AND gate Problem… defined.

Chapter 11 Logic Gate Circuitry.

Physical States for Bits. Black Box Representations.

Logic Gates Chapter 6 Subject: Digital System Year: 2009.

IC Logic Families Wen-Hung Liao, Ph.D.

CHAPTER 1 : INTRODUCTION

NAND and NOR Gates ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Logic Gate Specifications Definitions. Currents and Voltages All currents are defined as positive when they flow into the terminal of a logical gate.

Solid-State Devices & Circuits

EECS 270: Inside Logic Gates (CMOS)

Electrical Characteristics of IC’s Part 2

CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.

EE Electronics Circuit Design Digital Logic Gates 14.2nMOS Logic Families 14.3Dynamic MOS Logic Families 14.4CMOS Logic Families 14.5TTL Logic.

Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.

Physical Properties of Logic Devices Technician Series Created Mar

Objective Describe the specification of the various logic ICs with emphasis on fan-in, fan-out, input and output characteristic. Verify the common technical.

Chapter 3. Digital Circuits

Chapter 2. High-speed properties of logic gates.

Electrical Characteristics of Logic Gates

Chapter 06 Logic Gate Circuitry.

NAME:AKSHAY PATEL

EI205 Lecture 15 Dianguang Ma Fall 2008.

Lecture 4 EGRE 254 1/26/09.

Chapter – 2 Logic Families.

Presentation transcript:

3.4 Bipolar Logic 1. Diode Logic Diode logic level: VCC 5V, LOW  0~2V, HIGH  3~5V Noise margin: 1V VCC A B Z R Diode AND gate D1 D2 A B Z 1 Return Next

3.4 Bipolar Logic 2. Transistor Logic Inverter VCC R2 VOUT Vout VIN Q1 VCE(sat) LOW undefined HIGH Return Back Next

3.4 Bipolar Logic 3. Schottky Transistors collector R2 base VBC=0.4V emitter collector R2 + VIN - VCE=0.2V VBE=0.6V VBC=0.4V Why propagation delay can be reduced by using a Schottky transistor ? + VIN - VCE=0.35V VBE=0.6V VBC=0.25V + 0.25V - R2 R1 VIN VOUT Q1 VCC Return Back Next

3.4 Bipolar Logic 4. Transistor-Transistor Logic What the purpose of the 120- resistor R5? 4. Transistor-Transistor Logic VA Diode AND gate and input protection Output stage Phase splitter Active load Return Back Next

3.4 Bipolar Logic VA Q3 Q2 Z X Y Q5 Q4 VZ Q6 Function Table L L 1.05 off on on off off 2.7 H L H 1.05 off on on off off 2.7 H H L 1.05 off on on off off 2.7 H H H 1.2 on off off on on 0.35 L X Y Z 1 X Y Z Return Back Next

3.4 Bipolar Logic Logic levels and noise margins VOHmin: The minimum output voltage in the HIGH state, 2.7V for most TTL families. VIHmin: The minimum input voltage guaranteed to be recognized as a HIGH, 2.0V for all TTL families. VILmax: The maximum input voltage guaranteed to be recognized as a LOW, 0.8V for most TTL families. VOLmax: The maximum output voltage in the LOW state, 0.5V for most TTL families. High-state DC noise margin=2.7-2.0=0.7V Low-state DC noise margin=0.8-0.5=0.3V Return Back Next

3.4 Bipolar Logic The current flow in a TTL input or output lead is defined to be positive if the current actually flows into the lead, and negative if current flows out of the lead. Fanout: Fanout is a measure of the number of gate inputs that are connected to (and driven by) a single gate output. IILmax: The maximum current that an input requires to pull it LOW. (-0.4mA) Since current flows out of a TTL input in the LOW state, IILmax has a negative value. IIHmax: The maximum current that an input requires to pull it HIGH. (20 μA) Since current flows into of a TTL input in the HIGH state, IIHmax has a positive value. Return Back Next

3.4 Bipolar Logic IOLmax: The maximum current an output can sink in the LOW state while maintaining an output voltage no more than VOLmax. (8mA) IOHmax: The maximum current an output can source in the HIGH state while maintaining an output voltage no less than VOHmin. (-400 μA) LOW state fanout = IOLmax/IILmax = 8/0.4 = 20 HIGH state fanout = IOHmax/IIHmax = 400/20 =20 Overall fanout: The overall fanout is the lesser of the LOW- and HIGH-state fanouts. Return Back Next

3.4 Bipolar Logic If HIGH state LOW state Confirm an output is not being overloaded Loading a TTL output with more than its rated fanout has the same deleterious effects that were described for CMOS devices. That is, DC noise margins may be reduced or eliminated, transition times and delays may increase, and the device may overheat. If HIGH state LOW state Then the output is not being overloaded. Return Back Next

3.4 Bipolar Logic Unused Inputs An unused input can be tied to another. An unused AND or NAND input can be tied to logic 1(pull-up resistor, VCC, or floating). An unused OR or NOR input can be tied to logic 0(pull-down resistor, ground). Why an unused TTL input can be floating? Why use a pull-down or pull-up resistor? Return Back Next

3.4 Bipolar Logic Pull-down and pull-up resistor calculation VILmax RPd nIILmax IILmax VIHmin RPu nIIHmax IIHmax VCC Return Back Next

3.4 Bipolar Logic 5. Additional TTL Gate Types NOR gate NAND gate Three-state outputs gate Open-collector outputs Return Back Next

74 FAM nn 3.4 Bipolar Logic Alphabetic family mnemonic 6. TTL Families 74 FAM nn prefix Alphabetic family mnemonic Numeric function designator Return Back Next

3.4 Bipolar Logic 74S(Schottky TTL): with schottky transistors and low resistor, this family has much higher speed,but higher power consumption,than the original 74-series TTL. 74LS(Low-power Schottky TTL): matches the speed of 74-series TTL but has about one-fifth of its power consumption. 74AS(Advanced Schottky TTL): offers speeds approximately twice as fast as 74S with approximately the same power consumption. Return Back Next

3.4 Bipolar Logic 74ALS(Advanced Low-power Schottky TTL): offers both lower power and higher speed than 74LS. 74F(Fast TTL): is positioned between 74AS and 74ALS in the speed/power tradeoff, and is probably the most popular choice for high-speed requirements in new TTL designs. Electrical characteristics of the TTL families are summarized on page 167-167 in the text-book. Return Back