The New FPGA Architecture by Applying The CS-Box Structure Zhou Lin, Catherine October 13, 2003.

Slides:

Advertisements

Similar presentations

Routing LB Pin Track Switch Channel Segment. LB Conflicts in routing LB A B C.

Advertisements

Cross-layer Optimized Placement and Routing for FPGA Soft Error Mitigation Keheng Huang 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System.

Reducing the Pressure on Routing Resources of FPGAs with Generic Logic Chains Hadi P. Afshar Joint work with: Grace Zgheib, Philip Brisk and Paolo Ienne.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

Hsiang-Chieh Liao 01/15/04 FFAST: An FPGA Fault Simulation Tool for Stuck-at and Path-Delay Faults Laboratory for Reliable Computing (LaRC) Electrical.

Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.

Yan Lin, Fei Li and Lei He EE Department, UCLA

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day8: October 18, 2000 Computing Elements 1: LUTs.

Architecture and Synthesis for Power-Efficient FPGAs Jason Cong University of California, Los Angeles Partially supported by NSF Grants.

CS294-6 Reconfigurable Computing Day 14 October 7/8, 1998 Computing with Lookup Tables.

Multiplexers, Decoders, and Programmable Logic Devices

Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Yan Lin and Lei He EE Department, UCLA Partially supported.

1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

Dynamic Power Consumption In Large FPGAs WILLIAM GARCIA, ANDREW MORTELLARO.

In a not gate, if the input is on(1) the output is off (0) and vice versa.

1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

CSET 4650 Field Programmable Logic Devices

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

A Routing Approach to Reduce Glitches in Low Power FPGAs Quang Dinh, Deming Chen, Martin D. F. Wong Department of Electrical and Computer Engineering University.

Design Space Exploration for Application Specific FPGAs in System-on-a-Chip Designs Mark Hammerquist, Roman Lysecky Department of Electrical and Computer.

FPGA Global Routing Architecture Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.

CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #4 – FPGA.

1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.

Topics Architecture of FPGA: Logic elements. Interconnect. Pins.

Timing-Driven Routing for FPGAs Based on Lagrangian Relaxation

1 CS 151: Introduction to Digital Design Chapter 2-10 High Impedance Outputs.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

Directional and Single-Driver Wires in FPGA Interconnect Guy Lemieux Edmund LeeMarvin TomAnthony Yu Dept. of ECE, University of British Columbia Vancouver,

CEC 220 Digital Circuit Design Programmable Logic Devices

Dual Sparkle Circuit Green connections are wires – they can be any colour. Make sure all + and - connections match up. Make sure the larger battery terminal.

S3 INNOVATION ELECTRONICS. LESSON TITLE: ELECTRONICS Learning Intention: To understand when to use different types of logic gates Activity: Building own.

Routing Wire Optimization through Generic Synthesis on FPGA Carry Hadi P. Afshar Joint work with: Grace Zgheib, Philip Brisk and Paolo Ienne.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 11: January 31, 2005 Compute 1: LUTs.

Philip Brisk 2 Paolo Ienne 2 Hadi Parandeh-Afshar 1,2 1: University of Tehran, ECE Department 2: EPFL, School of Computer and Communication Sciences Improving.

Robust Low Power VLSI R obust L ow P ower VLSI Using Module Compiler to build FPGA Structures Seyi Ayorinde ECE 6505.

Building Blocks CS 1308 Computer Literacy and the Internet.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Sampling. Introduction  Sampling refers to the process of converting a continuous, analog signal to discrete digital numbers.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

This chapter in the book includes: Objectives Study Guide

ETE Digital Electronics

Sequential Programmable Devices

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

This chapter in the book includes: Objectives Study Guide

MAPLD 2005 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan Dr. V. Kamakoti.

XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985

ECE 4110– 5110 Digital System Design

This chapter in the book includes: Objectives Study Guide

ELEN 468 Advanced Logic Design

We will be studying the architecture of XC3000.

Multiplexer Implementation of Digital Logic Functions

The Xilinx Virtex Series FPGA

Topics Antifuse-based FPGA fabrics: Flash-based FPGAs Actel.

Tri-state Buffers and Drivers By Taweesak Reungpeerakul

Discrete Mathematics CS 2610

Crosstalk Noise in FPGAs

The Xilinx Virtex Series FPGA

Chapter 3b Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Prof. Lei He Electrical Engineering Department.

Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

The New FPGA Architecture by Applying The CS-Box Structure Zhou Lin, Catherine October 13, 2003

Outline  Introduction to the Xilinx FPGA architecture  Introduction to the CS-box structure –Preliminaries –The connection way of pad pins and wire segments. –The connection way of logic block pins and wire segments.

Outline  Experimental results –Channel width –Routing area  Future work

Introduction to The Xilinx FPGA Architecture

Introduction to The CS- Box Structure  Based on the Xilinx FPGA architecture.  Combines the connection box and the switch box to form the connection-switch box (CS-box). LL LL CS

Introduction to The CS- Box Structure (cont’)  Two types of switches in the CS-box –Those connecting one wire segment to another.  They are set in the same way as in the switch box in the Xilinx FPGA. –Those connecting one pin to one wire segment or vice versa.  The way to set them is the main topic in our research.

Introduction to The CS- Box Structure (cont’)  Two types of CS-boxes –Containing the switches that connect pad pins to wire segments or vice versa. –Containing the switches that connect logic block pins to wire segments or vice versa.

Introduction to The CS- Box Structure (cont’)  Preliminaries –W: Channel width. The number of wire segments in one channel. –Fc_pad: The number of wire segments each pad pin can be connected to. –Fc_input: The number of wire segments each input logic pin can be connected to. –Fc_output: The number of wire segments each output logic pin can be connected to. –P: The number of non-global pins on each logic block or pad.

The Connection Way of Pad Pins and Wire Segments  Fc_pad = W  for i:=1 to Fc_pad if i is even Set on the switch connecting the pin to the ith track in the x- directed channel. else Set on the switch connecting the pin to the ith track in the y- directed channel. endfor PadL L 0 1 2

The Connection Way of Logic Block Pins and Wire Segments  if W mod P = 0 flag = 0; else m = W / P; flag = 1; for i:=1 to P Connect the pin to the tracks with the number ki, where k=1, 2, …, m; if flag=1 Connect the pin to the track with the number [(m+1)i-W]; endfor L CS i= W = 3 & P = 2  m = 1 & flag = 1 i = 2

Experimental Results Xilinx & CS Routing Area No Buffer Sharing Buffer Sharing Circuit Name Channel Width Total Circuitper CLBTotal Circuitper CLB alu4 11 & e+06 & & e+06 & & apex2 11 & e+06 & & e+06 & & apex4 14 & e+06 & & e+06 & & b9 4 & & & & & bigkey 7 & e+06 & & e+06 & & des 7 & e+06 & & e+06 & & diffeq 8 & e+06 & & e+06 & &

Experimental Results (cont’) dsip 6 & e+06 & & e+06 & & e64 8 & & & & & ex5p 14 & e+06 & & & & misex3 11 & e+06 & & e+06 & & my_adder 4 & & & & & s & & & & & tseng 7 & e+06 & & e+06 & & unreg 4 & & & & & Total 121 & & & & & Incease 13.22%10.91%11.35%11.60%7.79%

Future  Do more experiments –Set Fc_pad, Fc_input and Fc_output equal to W / 2. –Apply different switch box structures into the FPGA with CS-boxes.