SYEN 3330 Digital SystemsJung H. Kim Chapter 2-4 1 SYEN 3330 Digital Systems Chapter 2 – Part 4.

Slides:



Advertisements
Similar presentations
KU College of Engineering Elec 204: Digital Systems Design
Advertisements

Boolean Algebra and Reduction Techniques
Overview Part 1 – Gate Circuits and Boolean Equations
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
Boolean Algebra and Combinational Logic
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
Chapter 2 – Combinational Logic Circuits Part 1 – Gate Circuits and Boolean Equations Logic and Computer Design Fundamentals.
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Combinational Logic Circuits Chapter 2 Mano and Kime.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Computer Programming Skills Revision Prepared by: Ghader Kurdi.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Boolean Algebra and Logic Simplification. Boolean Addition & Multiplication Boolean Addition performed by OR gate Sum Term describes Boolean Addition.
Boolean Algebra and Logic Simplification
KU College of Engineering Elec 204: Digital Systems Design
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
1 Digital Logic Design Week 5 Simplifying logic expressions.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Digital Systems: Combinational Logic Circuits Wen-Hung Liao, Ph.D.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Combinational Logic Part 2: Karnaugh maps (quick).
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-level Minimization
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Unit 1 Minimization Techniques and Logic Gates. Introduction to Digital Systems Analog devices and systems process time-varying signals that can take.
Venn Diagram – the visual aid in verifying theorems and properties 1 E.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 6 – Canonical Forms.
ECE 3110: Introduction to Digital Systems
Boolean Algebra and Reduction Techniques
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 4 © 2008 Pearson Education.
CS151 Introduction to Digital Design Chapter Map Simplification.
Chapter 2 Boolean Algebra and Minimization Techniques.
Sum-of-Products (SOP)
Boolean Expressions Lecture 3 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.
DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan mohd nor
Karnaugh Maps (K-Maps)
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
THE K-MAP.
KARNAUGH MAP A Karnaugh map (K Map) is a pictorial method used to minimize boolean expressions without having to use boolean algebra theorems and equation.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Function Simplification. Outline  Function Simplification  Algebraic Simplification  Half Adder  Introduction to K-maps  Venn Diagrams.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
ECE 2110: Introduction to Digital Systems
ECE/CS 352 Digital Systems Fundamentals
Karnaugh Maps (K-Maps)
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Overview Part 2 – Circuit Optimization
Presentation transcript:

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4

SYEN 3330 Digital Systems Chapter Standard Forms

SYEN 3330 Digital Systems Chapter Standard Sum-of-Products (SOP)

SYEN 3330 Digital Systems Chapter Standard Sum-of-Products (SOP) The Canonical Sum- of-Minterms form has (5 * 3) = 15 literals and 5 terms. The reduced SOP form has 3 literals and 2 terms.

SYEN 3330 Digital Systems Chapter AND/OR Two-level Implementation of SOP Expression

SYEN 3330 Digital Systems Chapter Standard Product-of-Sums (POS)

SYEN 3330 Digital Systems Chapter Standard Product-of-Sums (POS)

SYEN 3330 Digital Systems Chapter Standard Product-of-Sums (POS) The Canonical Product- of-Maxterms form had (3 * 3) = 9 literals and 3 terms. The reduced POS form had 4 literals and 2 terms.

SYEN 3330 Digital Systems Chapter OR/AND Two-level Implementation

SYEN 3330 Digital Systems Chapter SOP and POS Observations

SYEN 3330 Digital Systems Chapter Equivalent Cost Circuits

SYEN 3330 Digital Systems Chapter Boolean Function Simplification Reducing the literal cost of a Boolean Expression leads to simpler networks. Simpler networks are less expensive to implement. Boolean Algebra can help us minimize literal cost. When do we stop trying to reduce the cost? Do we know when we have a minimum? We will introduce a systematic way to arrive a a minimum cost, two-level POS or SOP network.

SYEN 3330 Digital Systems Chapter Karnaugh Maps (K-map)

SYEN 3330 Digital Systems Chapter Uses of Karnaugh Maps Provide a means for finding optimum:  Simple SOP and POS standard forms, and  Small two-level AND/OR and OR/AND circuits Visualize concepts related to manipulating Boolean expressions Demonstrate concepts used by computer- aided design programs to simplify large circuits

SYEN 3330 Digital Systems Chapter Two Variable Maps A Two variable Karnaugh Map:

SYEN 3330 Digital Systems Chapter K-Map and Function Tables Function Table K-Map

SYEN 3330 Digital Systems Chapter K-Map Function Representations For function F(x,y), the two adjacent cells containing 1’s can be combined using the Minimization Theorem: For G(x,y), two pairs of adjacent cells containing 1’s can be combined using the Minimization Theorem: Duplicate x y

SYEN 3330 Digital Systems Chapter Three Variable Maps

SYEN 3330 Digital Systems Chapter Example Functions

SYEN 3330 Digital Systems Chapter Combining Squares By combining squares, we reduce the representation for a term, reducing the number of literals in the Boolean equation. On a three-variable K-Map:

SYEN 3330 Digital Systems Chapter Combining Squares Example

SYEN 3330 Digital Systems Chapter Alternate K-Map Diagram x y z m0m0 m1m1 m3m3 m2m2 m4m4 m5m5 m7m7 m6m6 x yz m0m0 m1m1 m3m3 m2m2 m4m4 m5m5 m7m7 m6m x m0m0 m1m1 m3m3 m2m2 m4m4 m5m5 m7m7 m6m yz z x y