Interconnect Estimation without Packing via ACG Floorplans Jia Wang and Hai Zhou Electrical & Computer Engineering Northwestern University U.S.A.

Slides:



Advertisements
Similar presentations
Floorplanning. Non-Slicing Floorplan Representation Rectangle-Packing-Based Module Placement, H. Murata, K. Fujiyoushi, S. Nakatake and Y. Kajitani, IEEE.
Advertisements

Analysis of Floorplanning Algorithm in EDA Tools
April 2004NUCAD Northwestern University1 Minimal Period Retiming Under Process Variations Jia Wang and Hai Zhou Electrical & Computer Engineering Northwestern.
 Theorem 5.9: Let G be a simple graph with n vertices, where n>2. G has a Hamilton circuit if for any two vertices u and v of G that are not adjacent,
Lecture 24 MAS 714 Hartmut Klauck
Chen, Lu Mentor: Zhou, Jian Shanghai University, School of Management Chen213.shu.edu.cn.
Linear Constraint Graph for Floorplan Optimization with Soft Blocks Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago,
1 Appendix B: Solving TSP by Dynamic Programming Course: Algorithm Design and Analysis.
Some Graph Problems. LINIAL’S CONJECTURE Backgound: In a partially ordered set we have Dilworth’s Theorem; The largest size of an independent set (completely.
1 Chapter 22: Elementary Graph Algorithms IV. 2 About this lecture Review of Strongly Connected Components (SCC) in a directed graph Finding all SCC (i.e.,
TECH Computer Science Graphs and Graph Traversals  // From Tree to Graph  // Many programs can be cast as problems on graph Definitions and Representations.
Data Structure and Algorithms (BCS 1223) GRAPH. Introduction of Graph A graph G consists of two things: 1.A set V of elements called nodes(or points or.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Introduction Knowledge Engineering Session 2 Ronald Westra
Last time: terminology reminder w Simple graph Vertex = node Edge Degree Weight Neighbours Complete Dual Bipartite Planar Cycle Tree Path Circuit Components.
Computability and Complexity 23-1 Computability and Complexity Andrei Bulatov Search and Optimization.
A New Force-Directed Graph Drawing Method Based on Edge- Edge Repulsion Chun-Cheng Lin and Hsu-Chen Yen Department of Electrical Engineering, National.
ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.
NuCAD ACG - Adjacent Constraint Graph for General Floorplans Hai Zhou and Jia Wang ICCD 2004, San Jose October 11-13, 2004.
Connected Components, Directed Graphs, Topological Sort COMP171.
DAST 2005 Tirgul 11 (and more) sample questions. DAST 2005 Q.Let G = (V,E) be an undirected, connected graph with an edge weight function w : E→R. Let.
CSE 6405 Graph Drawing Text Books T. Nishizeki and M. S. Rahman, Planar Graph Drawing, World Scientific, Singapore, G. Di Battista,
Spring 2010CS 2251 Graphs Chapter 10. Spring 2010CS 2252 Chapter Objectives To become familiar with graph terminology and the different types of graphs.
Shortest Path Problems Directed weighted graph. Path length is sum of weights of edges on path. The vertex at which the path begins is the source vertex.
Force Directed Algorithm Adel Alshayji 4/28/2005.
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
New Algorithm DOM for Graph Coloring by Domination Covering
Floorplanning. Obtained by subdividing a given rectangle into smaller rectangles. Each smaller rectangle corresponds to a module.
Register-Transfer (RT) Synthesis Greg Stitt ECE Department University of Florida.
GRAPH Learning Outcomes Students should be able to:
Chapter 9 – Graphs A graph G=(V,E) – vertices and edges
MCS312: NP-completeness and Approximation Algorithms
1 Numerical geometry of non-rigid shapes Shortest path problems Shortest path problems Lecture 2 © Alexander & Michael Bronstein tosca.cs.technion.ac.il/book.
Simulated Annealing.
Lecture 13 Graphs. Introduction to Graphs Examples of Graphs – Airline Route Map What is the fastest way to get from Pittsburgh to St Louis? What is the.
Graph Theory Topics to be covered:
10/7/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 6. Floorplanning (1)
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Bus-Driven Floorplanning Hua Xiang*, Xiaoping Tang +, Martin D. F. Wong* * Univ. Of Illinois at Urbana-Champaign + Cadence Design Systems Inc.
Graphs. What is a graph? A data structure that consists of a set of nodes (vertices) and a set of edges that relate the nodes to each other The set of.
Criticizing solutions to Relaxed Models Yields Powerful Admissible Heuristics Sean Doherty Mingxiang Zhu.
Memory Allocation of Multi programming using Permutation Graph By Bhavani Duggineni.
1 The Floyd-Warshall Algorithm Andreas Klappenecker.
Data Structures & Algorithms Graphs
Graph Colouring L09: Oct 10. This Lecture Graph coloring is another important problem in graph theory. It also has many applications, including the famous.
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
Chapter 10 Graph Theory Eulerian Cycle and the property of graph theory 10.3 The important property of graph theory and its representation 10.4.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
Indian Institute of Technology Kharagpur PALLAB DASGUPTA Graph Theory: Hamiltonian Cycles Pallab Dasgupta, Professor, Dept. of Computer Sc. and Engineering,
PROBLEM-SOLVING TECHNIQUES Rocky K. C. Chang November 10, 2015.
Network Partition –Finding modules of the network. Graph Clustering –Partition graphs according to the connectivity. –Nodes within a cluster is highly.
Graphs Definition: a graph is an abstract representation of a set of objects where some pairs of the objects are connected by links. The interconnected.
Spanning Tree Definition:A tree T is a spanning tree of a graph G if T is a subgraph of G that contains all of the vertices of G. A graph may have more.
Introduction to NP Instructor: Neelima Gupta 1.
1 Data Structures and Algorithms Graphs. 2 Graphs Basic Definitions Paths and Cycles Connectivity Other Properties Representation Examples of Graph Algorithms:
A Place-based Model for the Internet Topology Xiaotao Cai Victor T.-S. Shi William Perrizo NDSU {Xiaotao.cai, Victor.shi,
Trees.
ICS 353: Design and Analysis of Algorithms NP-Complete Problems King Fahd University of Petroleum & Minerals Information & Computer Science Department.
All-pairs Shortest paths Transitive Closure
Abstraction Transformation & Heuristics
Network analysis.
Shortest Path Problems
Sequence Pair Representation
Unit 4: Dynamic Programming
CSE 373: Data Structures and Algorithms
Shortest Path Problems
Floyd-Warshall Algorithm
Hamiltonian Cycles.
Graphs G = (V, E) V are the vertices; E are the edges.
Presentation transcript:

Interconnect Estimation without Packing via ACG Floorplans Jia Wang and Hai Zhou Electrical & Computer Engineering Northwestern University U.S.A.

Jan. 2005NuCAD, Northwestern University U.S.A. 2 Floorplan and Constraint Graph Horizontal and vertical constraint graphs –At least one relation between any pair of modules. (1) There is redundancy in constraint graphs. –Transitive edges. (2) –Over-specification: more than one relation between two modules. (3) (1) (2) (3)

Jan. 2005NuCAD, Northwestern University U.S.A. 3 Reduce the Redundancy Remove all the transitive edges and allow exactly one relation between any pair of modules. –Remaining edges form a total order on vertices. Quadratic number of edges are still possible… –The basic structure could be identified as crosses in the graph.

Jan. 2005NuCAD, Northwestern University U.S.A. 4 Adjacent Constraint Graph (ACG) Definitions –Exactly one relation between every pair of modules. –No transitive edges. –No cross. Properties –Symmetry Still an ACG when edge directions reversed or edge types exchanged (H vs. V). –Constraint graph Packing is as simple as longest path computations. –Number of edges Conjecture: O(n). –Preserve geometrical adjacency information. Close to adjacency graph.

Jan. 2005NuCAD, Northwestern University U.S.A. 5 Edge Classification Every edge belongs to one of the following four classes. 1.The first V (H) edge. 2.The following V (H) edges before the first H (V ) edge. 3.The first H (V ) edge. 4.The edges follows the first H (V ) edge.

Jan. 2005NuCAD, Northwestern University U.S.A. 6 Reduced ACG Observation –Class 4 edges can be implied from other edges. –If we reverse all the edges … Class 1 or 4 edges remain unchanged. Class 2 and 3 edges exchanges. Reduced ACG –Simplify ACG by removing all the class 4 edges. –Total order remains. –Symmetry still holds. –No longer a constraint graph. Need to build a corresponding ACG for packing. –Number of edges is at most 3n.

Jan. 2005NuCAD, Northwestern University U.S.A. 7 Interconnect Estimation Common practice. 1.Obtain module positions by packing. 2.Compute wire lengths by module positions. Possible problems. –Area optimal packing is not necessarily interconnect optimal. –Interconnect optimization is more important in current floorplan problems. Estimate interconnect wire length directly on Reduced ACG. –Most edges in a Reduced ACG represent the closeness of the modules.

Jan. 2005NuCAD, Northwestern University U.S.A. 8 Estimation Algorithms The shortest path length on Reduced ACG is the estimation. –Such path exists because of the class 1 edges. –Large dead space degrades the estimation. However, floorplans with large dead space, e.g., larger than 50%, are not common in either area or interconnect optimizations. General estimation. –Ignore module sizes. –Path length is the number of the edges, i.e., edge length is 1. –Breadth-first-search computes the path. Accurate estimation. –Consider module sizes. –Edge length is half of the sum of the two module sizes. –Dynamic programming computes the path.

Jan. 2005NuCAD, Northwestern University U.S.A. 9 Experiments Three GSRC benchmarks: n100, n200, n300. Use simulated annealing to reach a floorplan of around 50% dead space for each benchmark. Compare the physical wire length and estimations for every pair of modules. –Physical wire length is computed as the Manhattan distances between the two modules after packing. General Estimation for n100 Accurate Estimation for n100

Jan. 2005NuCAD, Northwestern University U.S.A. 10 Experiments (Cont.) General Estimation for n300 Accurate Estimation for n300 General Estimation for n200 Accurate Estimation for n200