March 2002 update for GSRC Igor L. Markov University of Michigan.

Slides:



Advertisements
Similar presentations
1 An Adaptive GA for Multi Objective Flexible Manufacturing Systems A. Younes, H. Ghenniwa, S. Areibi uoguelph.ca.
Advertisements

1 G2 and ActiveSheets Paul Roe QUT Yes Australia!
SimPL: An Effective Placement Algorithm Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of Michigan 1ICCAD 2010, Myung-Chul Kim,
Case Tools Trisha Cummings. Our Definition of CASE  CASE is the use of computer-based support in the software development process.  A CASE tool is a.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
Bookshelf.EXE - BX A dynamic version of Bookshelf –Automatic submission of algorithm implementations, data and benchmarks into database Distributed computing.
: Executable Extensions of the Bookshelf Igor Markov University of Michigan, EECS DARPA.
© 2002 Fadi A. Aloul, University of Michigan PBS: A Pseudo-Boolean Solver and Optimizer Fadi A. Aloul, Arathi Ramani, Igor L. Markov, Karem A. Sakallah.
Calibrating Achievable Design Roundtable Discussion June 9, 2002 Facilitator: Bill Joyner, IBM/SRC Wayne Dai, Andrew Kahng, Tsu-Jae King, Wojciech Maly,
DARPA Bookshelf For VLSI CAD Algorithms: Progress and Future Directions Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov.
Faster SAT and Smaller BDDs via Common Function Structure Fadi A. Aloul, Igor L. Markov, Karem A. Sakallah University of Michigan.
DUSD(Labs) GSRC bX update December 2002 Aaron Ng, Marius Eriksen and Igor Markov University of Michigan.
Andrew Kahng – November 2002 ICCAD-2002 Open Source Panel Andrew B. Kahng UC San Diego CSE & ECE Depts. Igor L. Markov Univ. of Michigan EECS Dept.
When Should We Adopt Open Access? Igor Markov University of Michigan.
“Bookshelf.exe”: Executable Extensions of the Bookshelf Igor Markov University of Michigan, EECS DARPA.
Yu Hu1, Satyaki Das2 Steve Trimberger2, and Lei He1
Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: February 2, 2009 Architecture Synthesis (Provisioning, Allocation)
abk C.A.D. Agenda u Roadmapping: “Living Roadmaps” for systems u SiP physical implementation platforms (CLC, SOS) s Tools needs u Interfaces and.
Fixed-outline Floorplanner (Parquet) A constraint satisfaction problem “Parquet” based on “floorplan slack” Use better local search to satisfy constraints.
DUSD(Labs) GSRC bX update March 2003 Aaron Ng, Marius Eriksen and Igor Markov University of Michigan.
Shatter: Efficient Symmetry- Breaking for Boolean Satisfiability Fadi A. Aloul Igor L. Markov, Karem A. Sakallah The University of Michigan.
EECE 571R (Spring 2010) Autonomic Computing (Building Self* Systems) Matei Ripeanu matei at ece.ubc.ca.
A Resource-level Parallel Approach for Global-routing-based Routing Congestion Estimation and a Method to Quantify Estimation Accuracy Wen-Hao Liu, Zhen-Yu.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: February 2, 2009 Architecture Synthesis (Provisioning, Allocation)
DARPA Calibrating Achievable Design Jason Cong, Wayne Dai, Andrew B. Kahng, Kurt Keutzer and Wojciech Maly.
Microsoft ® Application Virtualization 4.5 Infrastructure Planning and Design Series.
International Symposium of Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Experimental Setup Cadence QPlace Cadence WRoute LEF/DEFLEF/DEF Dragon.
HeteroPar 2013 Optimization of a Cloud Resource Management Problem from a Consumer Perspective Rafaelli de C. Coutinho, Lucia M. A. Drummond and Yuri Frota.
Gulfstream Salvatore Guarnieri University of Washington Ben Livshits Microsoft Research Staged Static Analysis for Streaming JavaScript Applications.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Secure Web Applications via Automatic Partitioning Stephen Chong, Jed Liu, Andrew C. Meyers, Xin Qi, K. Vikram, Lantian Zheng, Xin Zheng. Cornell University.
Confidentiality Preserving Integer Programming for Global Routing Hamid Shojaei, Azadeh Davoodi, Parmesh Ramanathan Department of Electrical and Computer.
Software Pipelining for Stream Programs on Resource Constrained Multi-core Architectures IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEM 2012 Authors:
material assembled from the web pages at
Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research Andrew B. Kahng, Hyein Lee and Jiajia Li UC San Diego VLSI CAD Laboratory.
Bringing power of simulation to the public.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
UC San Diego / VLSI CAD Laboratory Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion Andrew B. Kahng, Ilgweon Kang and Siddhartha Nath.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
Contents 1.Introduction, architecture 2.Live demonstration 3.Extensibility.
Introduction to the Adapter Server Rob Mace June, 2008.
FailSafe SGI’s High Availability Solution Mayank Vasa MTS, Linux FailSafe Gatekeeper
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Sept 20-21, 2001R. Scott Cost - CADIP, UMBC1 CARROT II Collaborative Agent-based Routing and Retrieval of Text, Version 2 CADIP Fall Research Symposium.
Progress Report - Year 2 Extensions of the PhD Symposium Presentation Daniel McEnnis.
RECENT DEVELOPMENT OF SORS METADATA REPOSITORIES FOR FASTER AND MORE TRANSPARENT PRODUCTION PROCESS Work Session on Statistical Metadata 9-11 February.
Outline Motivation and Contributions Related Works ILP Formulation
International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.
Error Explanation with Distance Metrics Authors: Alex Groce, Sagar Chaki, Daniel Kroening, and Ofer Strichman International Journal on Software Tools for.
Faster Symmetry Discovery using Sparsity of Symmetries Paul T. Darga Karem A. Sakallah Igor L. Markov The University of Michigan.
“Bookshelf.exe”: Executable Extensions of the Bookshelf Marius Eriksen and Igor Markov University of Michigan, EECS.
March 2004 At A Glance The AutoFDS provides a web- based interface to acquire, generate, and distribute products, using the GMSEC Reference Architecture.
Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.
C.A.D.: Bookshelf June 18, 8:00am-11:00am. Outline Review: [some of] bookshelf objectives Where we want to go vs what we have now Invited presentations.
11 Yibo Lin 1, Xiaoqing Xu 1, Bei Yu 2, Ross Baldick 1, David Z. Pan 1 1 ECE Department, University of Texas at Austin 2 CSE Department, Chinese University.
© 2012 IBM Corporation Perfect Hashing and CNF Encodings of Cardinality Constraints Yael Ben-Haim Alexander Ivrii Oded Margalit Arie Matsliah SAT 2012.
Experience Report: System Log Analysis for Anomaly Detection
Calibrating Achievable Design
CAD-IP Reuse via the Bookshelf for Fundamental VLSI CAD Algorithms
Potential Areas of Research Activity – March 2000
HeAP: Heterogeneous Analytical Placement for FPGAs
EIN 6133 Enterprise Engineering
School of EE and Computer Science
Liang Chen Advisor: Gagan Agrawal Computer Science & Engineering
Project Pathfinding IMGD 4000 Due: March 28th, 11:59pm.
A Progressive Approach for Satisfiability Modulo Theories
ICCAD-2002 Open Source Panel Andrew B
Department of Computer Science and Technology
Dimension Load Patterns with Azure Data Factory Data Flows
Presentation transcript:

March 2002 update for GSRC Igor L. Markov University of Michigan

Outline  Recent work  Bookshelf.exe (BX)  Integration for Physical Design  Calibrating Achievable Design via SAT  Future work  Bookshelf.exe (BX)  Integration for Physical Design  Calibrating Achievable Design via SAT

Recent Work: Bookshelf.exe  Executable extensions of the bookshelf  got off the ground  two undergrads working on the project  architecture mapped out (10-page doc)  parts of networking back-end implemented  front-end and first demo on the way

Recent Work: PD Integration  Integration of floorplanning techniques into large-scale placement engines  New flow  shred macros  place cells  cluster cells  floorplan clusters + macros  place cells  ISPD 2002 paper on consistent placement of macros and standard cells  uses results from our ICCD 2001 paper on fixed-outline floorplanning

Recent Work: C.A.D. via SAT  SAT-based routing can give definitive negative answers  DAC 2002 paper (w Sakallah) speeds up SAT solvers on routing-derived SAT instances  also improves standard routing formulations  idea: extract structure (symmetry) + use it explicitly  SAT Symposium 2002 paper (w Sakallah)  extends classical Davis-Putnam techniques to 0-1 ILPs and demos routing applications

Future Work: Bookshelf.exe  Front-end and first demo on the way  First set of functionalities  load N solvers (some in source code, some in binaries) and K benchmarks  distribute all-pair runs over several workstations  automatically collect results  report on the Web and via  add one more solver and/or one more benchmark  schedule additional runs; collect and report results  Demo goals  quickly and automatically evaluate new solvers  show sharable infrastructure

Future Work: PD Integration  Better comparisons of our flows with commercial tools  current comparisons encouraging but incomplete  need to consider routing congestion, not just half-perimeter wire-length  Prepare journal versions of conf. papers

Future Work: C.A.D. via SAT  Recall: SAT-based routing can give definitive negative answers  Further studies of structure in PD-derived SAT instances  faster symmetry detection, possibly by missing some symmetries (i.e., opportunistic symmetry detection)  When all constraints cannot be satisfied, satisfy as many as possible  MaxSAT: prelim results in our SAT 2002 paper  Further studies of 0-1 ILPs  try beating CPLEX w pseudo-Boolean techniques