TPAC1.2 FDR JC/Feb 27 th. TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique.

Slides:



Advertisements
Similar presentations
1 Electronics Simulation in the Photon Transport Monte Carlo Preamp model Receiver/discriminator circuit CAFÉ driver circuit model Examples Summary January.
Advertisements

CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
Analog Basics Workshop RFI/EMI Rejection
The MAD chip: 4 channel preamplifier + discriminator.
1 LHCb CALO commissioning meeting Anatoli Konoplyannikov /ITEP/ Proposal of the ECAL CW base modification + Anatoli, Michail ( Michail Soldatov.
Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.
1 Foundations of Software Design Lecture 3: How Computers Work Marti Hearst Fall 2002.
Tera-Pixel APS for CALICE Progress meeting, 12 th July 2006 Jamie Crooks, Microelectronics/RAL.
TPAC1.1 progress Jamie C 25 th June Status FDR changes –Single variant  implemented across all bulk pixels –Pixel layout changes as recommended.
Tera-Pixel APS for CALICE Progress 13 th November 2006.
E-Voting Machine - Design Presentation Group M1 Bohyun Jessica Kim Jonathan Chiang Chi Ho Yoon Donald Cober Mon, Nov 10 Analog Simulation for ExtractedRC.
TPAC1.1 Testing JC/Jan 16 th. Comparator Investigations Two (related) symptoms were observed – Non-gaussian threshold scans, with steep sides and flat.
TeraPixel APS for CALICE Progress meeting 9th Dec 2005 Jamie Crooks, Microelectronics/RAL.
Tera-Pixel APS for CALICE Progress meeting, 17 th September 2007 Jamie Crooks, Microelectronics/RAL.
1 Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization TingTing Hwang Tsing Hua University, Hsin-Chu.
ASIC1 progress Jamie Crooks, Feb 08. Bonding Problems: Resolved Smaller bonding wedge + revised programShorts to seal ring discovered under bonds.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
Development of Advanced MAPS for Scientific Applications
Jean-Marie Bussat – January 31, FPPA2000 characterization history Sumary of tests done at LBNL.
TS 1.1 Basic Digital Troubleshooting 1 ©Paul Godin Updated August 2013 gmail.com.
1 Instrumentation Development Laboratory KLM Calibration Board overview Schematics layout Parts Cost.
SRAM DESIGN PROJECT PHASE 2 Nirav Desai VLSI DESIGN 2: Prof. Kia Bazargan Dept. of ECE College of Science and Engineering University of Minnesota,
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
MAPS for a “Tera-Pixel” ECAL at the International Linear Collider J.P. Crooks Y. Mikami, O. Miller, V. Rajovic, N.K. Watson, J.A. Wilson University of.
TPAC1.1 Progress JC: Dec 8 th. Laser No further investigation of odd scans on V1.1 De-ionizing filter needs replacing – On order… Bulb needs replacing.
LEPSI ir e s MIMOSA 13 Minimum Ionising particle Metal Oxyde Semi-conductor Active pixel sensor GSI Meeting, Darmstadt Sébastien HEINI 10/03/2005.
Tera-Pixel APS for CALICE Jamie Crooks, Microelectronics/RAL SRAM Column Concept.
J. Crooks STFC Rutherford Appleton Laboratory
January, 2003CMS Ecal1 MGPA Specification Discussion – 9 th Jan. 03 OUTLINE 3 or 4 gain channels discussion technical background - why 3 gains could be.
Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.
26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 11 February 2009.
CLICpix2 Design Status Pierpaolo Valerio and Edinei Santin
A MAPS-based readout for a Tera-Pixel electromagnetic calorimeter at the ILC Marcel Stanitzki STFC-Rutherford Appleton Laboratory Y. Mikami, O. Miller,
Summary of FPIX tests Tom Zimmerman Fermilab May 16, 2007.
Tera-Pixel APS for CALICE Progress 30 th November 2006.
(Re)design of the C3PD analog pixel 1. The starting point for the design was the CCPDv3 front-end (this presentation tries to follow the way the design.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Monolithic and Vertically Integrated Pixel Detectors, CERN, 25 th November 2008 CMOS Monolithic Active Pixel Sensors R. Turchetta CMOS Sensor Design Group.
Written by Whitney J. Wadlow
3D Design IPHC Frédéric Morel - Grégory Bertolone - Claude Colledani.
CSNSM SPACIROC S. Ahmad, P. Barrillon, S. Blin, S. Dagoret, F. Dulucq, C. de La Taille IN2P3-OMEGA LAL Orsay, France Y. Kawasaki - RIKEN,Japan I. Hirokazu.
NOISE MEASUREMENTS ON CLICPIX AND FUTURE DEVELOPMENTS Pierpaolo Valerio.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
1 EE 382M VLSI 1 EE 360R Computer-Aided Integrated Circuit Design Lab 1 Demo Fall 2011 Whitney J. Wadlow.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Ch7 Operational Amplifiers and Op Amp Circuits
AIDA design review 31 July 2008 Davide Braga Steve Thomas
for the SPiDeR collaboration (slides from M. Stanitski, Pixel2010)
THE CMOS INVERTER.
LHC1 & COOP September 1995 Report
Calorimeter Mu2e Development electronics Front-end Review
CTA-LST meeting February 2015
Analog FE circuitry simulation
Crosstalk If both a wire and its neighbor are switching at the same time, the direction of the switching affects the amount of charge to be delivered and.
TPAC1.0 Jamie Crooks.
Written by Whitney J. Wadlow
MAPLD 2005 Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM based FPGAs Vikram Chandrasekhar, Sk. Noor Mahammad, V. Muralidharan Dr. V. Kamakoti.
Multivibrator.
TPAC1.1 progress Jamie C 4th June 2008.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
BESIII EMC electronics
OmegaPix 3D IC prototype for the ATLAS upgrade SLHC pixel project 3D Meeting 19th March, 2010 A. Lounis, C. de La Taille, N. Seguin-Moreau, G.
EE382M VLSI 1 LAB 1 DEMO FALL 2018.
Global chip connections
Preliminary design of the behavior level model of the chip
Presentation transcript:

TPAC1.2 FDR JC/Feb 27 th

TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique address codes in each half of the array 2.Oscillation of the in-pixel comparator at very low thresholds These errors are fixed by changes to 1.Mask CS 2.Mask M2 Problem reports for TPAC1.1 that will not be addressed in this re-run Injection from MSO power supply to preAmplifier Not easily addressed with mask changes Per-pixel masking offers work-around Injection from DEBUG_HIT_OUT onto DEBUG_RSTVAL1 Only affects test pixels Cosmetic (does not affect in-pixel performance of test pixels) 5.Power droop in clock buffer power net for configuration load Not easily addressed with mask changes Adequate work-around with on-board power module

Row Addresses Original TPAC1.0 – Different pixel variants – Full 168-code row addresses, implemented as two halves TPAC1.1 – Same pixel variants – Duplicated half of row addresses Ambiguous hit locations! Clumsy workaround TPAC1.2 – Re-instates the unique row- address half removing the duplicated address codes – implemented by instantiating a pre-existing cell in one half of the array TPAC1.0 TPAC1.1 TPAC1.2

Addresses Implementation Address of each row is set by placing contacts to either VDD or ground Layout is the same for each row, the contacts are placed by a different cell which makes each row unique Simple to modify the addressing, by changing CS only Single bit selects VDD Single bit selects GND

Comparator Circuit Analysis Polarity of injection eliminates coupling between certain nodes Eventually found that a single parasitic capacitance between comparator output and diode node can cause oscillations at low thresholds – RCX extracts 30aF between these two nets in the 1.1 pixel design (v small!) – RCX extracts no parasitics between these two nets in the 1.0 design – Schematic simulation (no parasitics) with an additional 30aF between the two critical nodes shows oscillations at low thresholds.

Sanity check Can 30aF really matter? – Would not normally consider such tiny parasitics! – But… diode node is sensitive to induced charge, with a large gain… Consider a switching 1.8v signal coupling through a 30aF capacitor… Q = 30 x * 1.8 = 5.4 x C = 337 electrons Circuit charge gain is ~140uV/e- so…= 47mV signal !

TPAC1.0 preShape pixel layout Comparator output M1 M2 M3 M4 Comparator output bridges diode node only once, on metal 4 with metal 3 shield.

TPAC1.1 preShape pixel layout Comparator output M1 M2 M3 Comparator output was re- routed in v1.1 over SRAMS but crossing diode node twice No M2 shield at one crossing creates dominant capacitance between the two nets

TPAC1.2 preShape pixel layout Comparator output M1 M2 M3 Single mask change (M2) Extended shielding (ground) RCX tool finds no parasitics between comparator output and diode node

Simulation Summary DesignViewCpara (HIT  DIODE) Cpara (DIODE  GND) Gain μ V/e- Simulation Original 1.0 Schematic014 (est) 118 Extracted (C only) Extracted (sel RC) Revision 1.1 Schematic014 (est) 136 Extracted (C only)30.25a Oscillates at low Vth Extracted (sel RC)27.9a Oscillates at low Vth Amended 1.2 Schematic014 (est) 160 Extracted (C only) Extracted (sel RC)

One more thing… RCX extraction and simulations report an additional coupling effect in the TPAC1.0 pixel as shown – This injection has the opposite polarity compared with that discussed so far – Due to altered signal routing, this is not present in TPAC1.1 or TPAC1.2 – I believe this is an improvement over TPAC1.0 pixels (ie closer to ideal simulations) Has not been proven (previously masked by oscillations) Injection is not obvious in testing the v1.0 test pixel 300aF

Comments Suggested fix adds small additional parasitics to diode node, but acceptable within context of original design Unsure of reliability of parasitic extraction tools at this precision ( ) – what error bars to apply? Small injection effects are seen in the v1.0 test pixel – which the RCX tool does not predict – but the pixel does operate properly

Measured Injection Cross check size of injected signal with predicted coupling capacitance – Charge gain known from marcel’s 55 Fe test pixel results – Can observe signals at two points in analog chain Induced signal on shaper output – Varies, in range 17  24mV Note: Corresponding injection on shaper input will be too small to see on scope (<1mV) – Applying a gain of 150uV/e- – Injection varies in range 113  160e- Right order of magnitude!

Other Changes for TPAC1.2 LogoMask revision codes M2M2 & CS

GDS DIFF The TPAC1.1 GDS file submitted on 22/07/08 is compared (XOR) with the new GDS file using calibre LayerName# XOR geomscheck 34CS3271= * 816 (revB) (cols) (changes) 42M = * ((168 * 168) + 9 ) (revB) (logo) (changes) (total bulk pixels) (test pix)

Progress Top level LVS Calibre DRC Compare Stream Out Stream In LVS Calibre DRC DPW DRC

Spare slides Signals during oscillation – Triggered by noise – Oscillation – Similar scope trace

Signals Diode Preamp out Shaper out Comparator Threshold

Signals Diode Preamp out Shaper out Comparator Threshold

Signals Diode Preamp out Shaper out Comparator Threshold

Signals Diode Preamp out Shaper out Comparator Threshold

Signals Diode Preamp out Shaper out Comparator Threshold etc…

Signals Diode Preamp out Shaper out Comparator

Signals Diode Preamp out Shaper out Comparator Threshold