The DØ Silicon Microstrip Tracker Frank Filthaut University of Nijmegen / NIKHEF NIKHEF, 4 August 2000.

Slides:



Advertisements
Similar presentations
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
Advertisements

H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
March, 11, 2006 LCWS06, Bangalore, India Very Forward Calorimeters readout and machine interface Wojciech Wierba Institute of Nuclear Physics Polish Academy.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
The Intermediate Silicon Layers detector OUTLINE ISL inside CDFII Why the ISL? Conceptual Design Ladders and Spaceframe Rasnik Online Alignment System.
1 Status of the CMS Pixel project Lorenzo Uplegger RD07 Florence 28 June 2007.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
The LHCb Inner Tracker Marc-Olivier Bettler SPS annual meeting Zürich 21 February 2007.
GLAST LAT Readout Electronics Marcus ZieglerIEEE SCIPP The Silicon Tracker Readout Electronics of the Gamma-ray Large Area Space Telescope Marcus.
The AMS-02 detector is based on a large acceptance (~0.5 m²sr) and high sensitivity spectrometer composed by a super-conducting magnet (0.8 T), cooled.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
Sensors for CDF RunIIb silicon upgrade LayerR min (cm)1 MeV eq-n cm * * * * * *10.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Embedded Pitch Adapters a high-yield interconnection solution for strip sensors M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez CNM (Barcelona)
Stephanie Majewski Stanford University
The SLHC and the Challenges of the CMS Upgrade William Ferguson First year seminar March 2 nd
Semiconductor detectors
David L. Winter for the PHENIX Collaboration PHENIX Silicon Detector Upgrades RHIC & AGS Annual Users' Meeting Workshop 3 RHIC Future: New Physics Through.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
EPS 2003, July 19, 2003David Buchholz, Northwestern University Performance of the D0 Experiment in Run II Detector Commissioning and Performance Accelerator,
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
Ageing … Eric Kajfasz (CPPMarseille) D0 Workshop, Beaune, June 17, 2003 DØSMT.
Roger Rusack – The University of Minnesota 1.
Production and Testing of the DØ Silicon Microstrip Tracker Frank Filthaut University of Nijmegen / NIKHEF For the DØ Collaboration NSS-MIC, October.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
Installation and operation of the LHCb Silicon Tracker detector Daniel Esperante (Universidade de Santiago de Compostela) on behalf of the Silicon Tracker.
SSD Status Report July SSD Status Report accessible from STAR group documents Pictures Updated documentation.
PMG, June 15, 2000 Slide 1 Schedule Started ! Done Late Done Done(today)
10-25 years of DØ FranceE. Kajfasz1 -France RunII RunIITracking Hard/Soft-ware with.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
8 July 1999A. Peisert, N. Zamiatin1 Silicon Detectors Status Anna Peisert, Cern Nikolai Zamiatin, JINR Plan Design R&D results Specifications Status of.
Mikhail Kubantsev - Kansas State University 1 Assembly of a Large Area Microstrip Silicon Tracker Some Experience of Construction of D0 SMT H- disk Silicon.
PMG, Aug 03, 2000 Slide 1 Schedule In preparation Done Started Done Started Half done.
25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony.
BES-III Workshop Oct.2001,Beijing The BESIII Luminosity Monitor High Energy Physics Group Dept. of Modern Physics,USTC P.O.Box 4 Hefei,
Tevatron II: the world’s highest energy collider What’s new?  Data will be collected from 5 to 15 fb -1 at  s=1.96 TeV  Instantaneous luminosity will.
Vertex ‘99, 6/21-25/1999 p. 1 CDF Run II SiliconAlan Sill, Texas Tech University CDF Run II Silicon Tracking Projects 8th INTERNATIONAL WORKSHOP ON VERTEX.
D0 Status: 01/14-01/28 u Integrated luminosity s delivered luminosity –week of 01/ pb-1 –week of 01/ pb-1 –luminosity to tape: 40% s major.
All Experimenters MeetingDmitri Denisov Week of July 7 to July 15 Summary  Delivered luminosity and operating efficiency u Delivered: 1.4pb -1 u Recorded:
D0 PMG 6/15/00 PMG Agenda June 15, 2000  Overview (Tuts) u Detector status u Reportable milestones u Financial status u Summary  Response to DOE review.
D0 Status: 04/01-04/08 u Week integrated luminosity –1.7pb -1 delivered –1.5pb -1 utilized (88%) –1.1pb -1 global runs u Data collection s global data.
Solid State Detectors for Upgraded PHENIX Detector at RHIC.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
Aurelio Juste (Fermilab) Rencontres de Moriond, March OUTLINE Tevatron Run 2 The upgraded DØ Detector Status Performance First Physics Results Outlook.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
The DØ Silicon Microstrip Tracker (SMT) Breese Quinn, FNAL Vertex2001 September 24, 2001 (presented by Frank Lehner, Universitaet Zuerich) Design Production.
DØ Silicon Microstrip Tracker for runIIa Eric Kajfasz (CPPMarseille) Vertex Hawaii, November 4, 2002 Design Production Assembly Readout Installation.
PS Module Ron Lipton, Feb A bit of History During much of the conceptual design phase of the outer tracker we had focused on the “long barrel”
D0 PMG February 15, 2001 PMG Agenda February 15, 2001  Overview (Weerts) u Detector status u Reportable milestones u Summary  Operations Organization.
The CMS Silicon Strip Tracker Carlo Civinini INFN-Firenze On behalf of the CMS Tracker Collaboration Sixth International "Hiroshima" Symposium on the Development.
R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage.
DØ Beauty Physics in Run II Rick Jesik Imperial College BEACH 2002 V International Conference on Hyperons, Charm and Beauty Hadrons Vancouver, BC, June.
D0 PMG, May 04, 2000 Slide 1 Schedule DØ SMT Status Report.
Dzero Collaboration Meeting, Sept. 14, M. DemarteauEric Flattum - Fermilab 1 Slide 1 Alice Bean Fermilab/University of Kansas for the D0 Run2b silicon.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
The Collider Detector at Fermilab (aka CDF) Jennifer Pursley Intermediate Seminar Oct. 28, 2003.
ADC values Number of hits Silicon detectors1196  6.2 × 6.2 cm  4.2 × 6.2 cm  2.2 × 6.2 cm 2 52 sectors/modules896 ladders~100 r/o channels1.835.
QA Tests Tests for each sensor Tests for each strip Tests for structures Process stability tests Irradiation tests Bonding & Module assembly Si detectors1272.
Atlas SemiConductor Tracker final integration and commissioning Andrée Robichaud-Véronneau Université de Genève on behalf of the Atlas SCT collaboration.
Making Tracks at DØ Satish Desai – Fermilab. Making Tracks at D-Zero 2 What Does a Tracker Do? ● It finds tracks (well, duh!) ● Particle ID (e/ separation,
FCAL R&D towards a prototype of very compact calorimeter
Status of the CDF II silicon tracking system
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
Vertex Detector Mechanical R&D Design Questions and Issues
The Silicon Track Trigger (STT) at DØ
The CMS Tracking Readout and Front End Driver Testing
Setup for testing LHCb Inner Tracker Modules
Presentation transcript:

The DØ Silicon Microstrip Tracker Frank Filthaut University of Nijmegen / NIKHEF NIKHEF, 4 August 2000

4 August 2000NIKHEF Tevatron Run II Upgrade Modification of Tevatron parameters: Start of Run II: 1 March 2001 Aim: collect 2 fb -1 in  two years (might be more…) Switch from 396 ns to 132 ns bunch spacing at luminosity  cm -2 s -1 Keep zero crossing angle for 396 ns operation; aim for 136  rad angle for 132 ns operation Beam spot:  35  m transverse, 25 cm longitudinal (10 cm for nonzero crossing angle) Run 1Run 2 (initial) Run 2 (eventual) Bunch spacing (ns) Luminosity (10 31 cm -2 s -1 ) Interactions/ crossing

4 August 2000NIKHEF DØ Run II Upgrade p Addition of central axial 2T magnetic field (SC solenoid in front of calorimeter cryostat) p Replacement of tracking system by combination of scintillating fibers (Central Fiber Tracker) and silicon sensors (Silicon Microstrip Tracker) p Central (CPS) and forward (FPS) preshower detectors p Extend muon chamber coverage to larger , smaller granularity p Upgraded calorimeter, trigger, DAQ electronics Physics aims: p B-tagging based on b lifetime p Improved electron and muon identification and triggering p Improved tau identification p Charge sign determination High p t central physics (tt, EW, Higgs and other searches): high multiplicity Low p t physics (bb, QCD): requires good forward coverage (e.g. lepton ID for |  | < 3)  

4 August 2000NIKHEF DØ Run II Upgrade

4 August 2000NIKHEF DØ Run II Upgrade - Tracking Forward Preshower Silicon Microstrip Tracker Fiber Tracker Solenoid Central Preshower All share the same SVX IIe front-end electronics

4 August 2000NIKHEF SMT Design Basic SMT Design: BarrelsF-DisksH-Disks Layers/planes4124 Readout Length 12.4 cm7.5 cm14.6 cm Inner Radius2.7 cm2.6 cm9.5 cm Outer Radius9.4 cm10.5 cm26 cm p 6 barrels p 12 F disks p 4 H disks Axial strips to be used in 2 nd level Silicon Track Trigger (STT)  stringent requirements on alignment Totals: 793k channels 3.0 m 2 (of which 1.6 m 2 DS)

4 August 2000NIKHEF SMT Design p Layers 1 (3): 12 (24) DS, DM 90 0 ladders produced from 6” wafers (barrels 1 & 6: SS axial ladders from 4” wafers) p Layers 2 (4): 12 (24) DS 2 0 ladders produced from 4” wafers SMT barrel cross-section: Ladder count: 72 SS DS (90 0 ) DS (2 0 )

4 August 2000NIKHEF Anatomy of a Ladder p Ladders supported by “active” (cooled) and “passive” bulkheads p Ladders fixed by engaging precision notches in beryllium substrates on posts on bulkheads p Beryllium cools electronics  expect chips to operate at 25 0 C using 80% H 2 O/20% ethyl glycol mixture at –10 0 C  silicon should be at C p High Density Interconnect (HDI) tail routed out between outer layers p Carbon-fibre/Rohacell rails glued to sensors for structural stiffness

4 August 2000NIKHEFSilicon p Significant fraction of silicon will undergo type inversion p Prefer high initial V depl for silicon at low radii  Specification of V depl, V break  Selection of sensors at hand Calculated radiation dose as a function of radius (z=0): Quality control at vendors & DØ institutes: p I leak < 10  A at V bias = V depl + 10V p 20V < V depl < 60V p Polysilicon bias resistors: 1 M  < R bias < 10 M  (DC bias pad) p R inter-strip  G  p Coupling capacitors: pF/cm p f(shorted cap’s) < 2% at min(V depl +15V, 90V)

4 August 2000NIKHEFSensors p Need 144 sensors (2/detector) p Pitch: 50  m p Typical V depl : 30 V p All sensors delivered by Micron p Flatness problems (  60  m) a concern Single-sided

4 August 2000NIKHEFSensors p Need 432 sensors (2/detector) p Pitch: p-side 50  m, n-side 62.5  m p Typical V depl : V p Slow sensor delivery by Micron  accepting sensors with higher R bias Double-sided 2 0 p-siden-side

4 August 2000NIKHEFSensors p Need 144 sensors p Pitch: p-side 50  m, 90 0 n-side 153  m p Produced from single sensor (6” technology) p Using DM layer, gang 2 n-side strips together to form 1 readout channel p Typical V depl : 50 V Double-sided, double-metal

4 August 2000NIKHEFSensors p Sensor delivery from Micron has been slow (30% yield) mainly due to p-stop defects on mask (noise affecting  strips)   5 sensors / week  schedule problem, accepting few sensors with 1 p-stop defect Double-sided, double-metal

4 August 2000NIKHEFSensors p Need 144 sensors (12 detectors/disk) p Pitch: n-side 62.5  m, p-side 50  m (flexible pitch adaptor on n-side) p Stereo angles:  15 0 p Sensor delivery:  Micron: delivered 125 sensors with reasonable characteristics: V depl  V  Eurisys: delivered 65 sensors: First two batches: V depl  V, V break  V Last batch (  25 sensors) with better implants: V depl  V, V break  V F-wedge

4 August 2000NIKHEFSensors p Need 384 sensors (2/detector, 48 detectors/disk) p Single-sided, glued back-to-back p Pitch: 80  m p Stereo angles:  p Typical V depl : 60 V p All sensors delivered by ELMA H-wedge

4 August 2000NIKHEF SVX IIe Chip p SVX chip originally designed by LBL - FNAL for readout of CDF vertex detector, optimised for capacitances of pF, ENC = 350e e - /pF p 128-channel 8-bit digital chip, 1.2  m rad-hard technology p Both signal polarities p Rise time set to integrate 99% of signal in 100 ns (for 132 ns operation) p Double correlated sampling for dynamic “pedestal” subtraction p Front end capacitor discharged during “beam gaps” p Pipeline depth 32 max. p 106 MHz readout speed (both edges of 53 MHz clock)

4 August 2000NIKHEF SVX IIe Chip p Daisy-chained readout of max. 9 chips p Online sparsification using common threshold. Modes:  All channels  Only above threshold  Include 1 or 2 neighbours on either side (even if on adjacent chips) p Adjustable ramp rate (dynamic range) p Power dissipation  5 mW/channel p Unlike SVX III now in use by CDF, not deadtime-less

4 August 2000NIKHEF High Density Interconnect p Two-layer flex-circuit mounted directly on silicon, housing SVX chips as well as passive electronics p Kapton based, trace pitch 200  m p Connects to “low-mass” cable using Hirose connector p 9 different types for the 5 sensor types  2 for each sensor type except H disks  2 types for each ladder differ only in tail length p Laminated to beryllium substrate (total mass  X 0, of which X 0 from Si) Need 912 HDI’s 9-chip HDIH-wedge HDI

4 August 2000NIKHEF Production Sequence Probe Test Silicon Sensor at Micron Silicon Sensors Test Bare HDI Laminate HDI Mount components on HDI Test stuffed HDI Burn-in HDI HDI Build Ladder/Wedge Mount HDI on Silicon Wirebond Detector Burn-in Ladder Laser Test Build Full Wedge (H) Mount on Support structure Read out Detector Probe Test Silicon Sensor in house “fail” Outside Co. University Fermilab Micron Eurisys ELMA Promex Silitronics Dyconex

4 August 2000NIKHEF Ladder Production in steps (9-chip) 1. Apply pattern of non-conductive epoxy on p-side beryllium 2. Align beryllium with respect to active sensor, apply pressure and cure for 24 hr 3. Align active & passive sensors w.r.t. each other, apply wirebonds. Then use separate fixture to position carbon-fibre rails. Use conductive epoxy to ground “passive” beryllium. Cure for 24 hr

4 August 2000NIKHEF Ladder Production in steps (9-chip) 4. Use “flip fixture” to have n-side on top 5. Apply epoxy to n-side beryllium, fold over and secure HDI. Apply pressure and cure for 24 hr. Then apply n-side Si-Si and Si-SVX wirebonds 6. Encapsulate bonds at HDI edges. Connect “active” beryllium to cable ground

4 August 2000NIKHEF Testing & Repairs Bonds need to be plucked Bad ground connection p Broken capacitors: cause SVX front-end to saturate, tends to affect neighbouring channels as well  pluck corresponding bonds p Bad grounding of beryllium substrates causes large pedestal structures as well as high noise  ensure R Be-gnd < 10  p Repair broken / wrong bonds p Replace chips / repair tails damaged during processing

4 August 2000NIKHEF Burn-in & Laser Tests Dead Channel Laser Laser Test: p Energy just < Si bandgap (atten. length  400  m  test whole sensor) p Find dead & noisy channels p Determine initial operating voltages (from pulse height plateau, I leak -V curve) Burn-in Test: Long-term (72 hr, 30’ between runs) test of whole ladder/wedge (conditions close to those in experiment) x-y movable laser head

4 August 2000NIKHEF Overall Quality (first half-cylinder) Detector classification: p Dead channel: laser response < 40 ADC counts p Noisy channel: pedestal width > 6 ADC counts (normally < 2 counts excluding coherent noise) p Grade A: less than 2.6% dead/noisy channels p Grade B: less than 5.2% dead/noisy channels Use only detector grades A,B; mechanically OK Example for 9-chip detectors: DeadNoisy (better for other detector types)

4 August 2000NIKHEF Production Status and Projection p Projected rates : assumed yieldcapacity  9-chip: 9.0/week 80% 15/wk  6-chip: 5.4/week 85% 10/wk  H-wedge: 6.2 week 85% 10/wk  F-wedge: 4.3/week 90% 15/wk Nov 1, 00 Aug 10, 00 July 7 50% line Rates include production, but in general dominated by sensor delivery. However, HDI “stuffing” at Promex (9-chip) also a concern (wire bond pull strength, HDI bubbling during surface mount) (as of July 7)

4 August 2000NIKHEF Barrel Assembly in steps 1. Insert individual ladders into rotating fixture using 3D movable table 2. Manually push notches against posts (all under CMM) p Rule of thumb:  Align to 20  m (trigger)  Survey to 5  m (offline) p Precisely machined bulkheads p Barrel assembly done inside out (protect wire bonds)

4 August 2000NIKHEF Barrel Assembly p Layer 4 glued to bulkheads (providing structural stiffness, holding passive BH) p Thermally conductive grease applied (active BH only) for other layers First 3 barrels assembled (  4 weeks/barrel, excluding survey) 3. Secure ladder using tapered pins

4 August 2000NIKHEF Barrel Alignment p Shift d across ladder (3  m) p Shift  in radius (from ladder flatness, better than 60  m) p Rotation  in ladder plane (10  m  3  m) p Rotation  about short ladder axis (70  m  4.6  m) p Rotation  about long ladder axis (80  m  3.2  m)     Results for first barrel (similar for other two): Should be OK for trigger purposes Example: distribution for  : Note: relevant quantities are distributions’ RMS values (trigger accounts for average offsets)

4 August 2000NIKHEF F-Disk Assembly p F-disk assembly less critical (not included in trigger), nevertheless performed under CMM p Quick process p After assembly, “central” F-disk cooling rings screwed onto active barrel bulkheads z=0 V depl HHHHHHL M L L L M Distribution of different quality devices over disks: H/M = Micron high/medium V depl, L = Eurisys low V depl

4 August 2000NIKHEF Support Cylinder p Double-walled carbon fibre structure supporting all but H disks (supported by CFT layer 3) p Split support (cut at z=0) introduced very late: gain 6 months of “schedule time” (installation can be done with end-cap calorimeter cryostats on platform) p First half-cylinder ready

4 August 2000NIKHEF Readout Electronics p For 5% occupancy, 1 kHz trigger rate: bits/s  need error rate  p Exercise readout system as much as possible before installation in experiment  10% system test using full readout chain (readout full F disk, barrel, barrel-disk assembly, H disk) p Complete readout chain (including L3 analysis, data storage) tested on several detectors Monitoring Control platform SEQSEQ SEQSEQ SEQSEQ SEQSEQ SEQSEQ SEQSEQ VRB Controller Optical Link 1Gb /s VBDVBD V R B 68k Secondary Datapath VME 3M NRZ/ CLK IB L3HOST Examine HDI Low Mass

4 August 2000NIKHEF In preparation Done Started Done Started Half doneSchedule

4 August 2000NIKHEFCost