ECE – 329 Fall 2007 Lab Manual for Xilinx Example: Design and simulation of a Half Adder Instructor: Dr.Botros.

Slides:

Advertisements

Similar presentations

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

Advertisements

© 2002 QxDesign, Inc. Building a PI controller This unit discusses Installation of Visual ModelQ The Visual ModelQ default model Placing and configuring.

Click Here for Download the Installation Files Click Here for Guide How to Extract Installation Files.

Getting Started with Cadence Compiled by Ryan Johnson April 24, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT.

PSPICE Tutorial Spring 2015

PRIMARY, SECONDARY & QUANTITATIVE RESEARCH TASK HYPERLINK APPLICATION PROCEDURE 1.

ASENT_FMECA_LAB.PPT FMECA Lab Last revised 08/14/2014.

FASET Refresher Welcome to the FASET Refresher course. The following screenshots will take you through the basic FASET Demo. Because this is a slide show,

Files and Folders Copyright 2006 South-Western/Thomson Learning.

ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.

Select “Check Design Rules” and double click.. Screen after double clicking on “Check Design Rules”

How to use the VHDL and schematic design entry tools.

Simulation of Created Design Documentation on the simulation process of a basic injector-separation channel model design.

Getting Started with Cadence Prepared by Ryan Johnson, 2002  Open Orcad Capture under Engineering Software  Under FILE, choose NEW, PROJECT  The following.

CSE140L – Lab4 Overall picture of Lab4 Tutorial on Bus & Memory Tutorial on Truth table.

Use Quartus II Design Procedure. Use Quartus II Create Project.

NI Multisim and Ultiboard

LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.

Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –

Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.

Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,

Introduction to Digital Works. The Digital Works Window.

Creating an Astable Circuit This will guide you through constructing an astable circuit.

Explore the World with MapPoint Finding a Location on a Map Finding a Location on a Map – U.S only To find a location on a map 1.From the Start.

Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.

First Steps with Eagle PCB by Keith Barrett - Pakuranga College, Auckland, New Zealand v.

Introduction to MS WORD.

Spring Introduction  Today’s tutorial focuses on introducing you to Xilinx ISE and Modelsim.  These tools are used for Verilog Coding Simulation.

1 Introduction to Xilinx ISL8.1i Schematic Capture and VHDL 1.

Advanced Digital Circuits ECET 146 Week 2 Professor Iskandar Hack ET 221B,

1 Introduction to Xilinx ISL8.1i & 11.1 Schematic Capture 1.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.

FPGA_Editor Probes. . Probe Overview 2 Adding a Probe : GUI Probes tie an internal signal to an output pin To Launch the GUI: Click the “probes” button.

Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.

Creating your Home Directory During Labs you will need to save all your work in a folder called CP120 (or PC120) in your Home Directory (drive I:) To get.

Programmable Logic Training Course HDL Editor

Nissan FAST Installation

11/25/2015Slide 1 Scripts are short programs that repeat sequences of SPSS commands. SPSS includes a computer language called Sax Basic for the creation.

Instructions.  Open up the letter that Adam has given to you  Format it so it look professional.

Tutorial 5: Simulating a Design. Introduction This tutorial covers how to perform a functional simulation as well as a timing simulation with the Xilinx.

Fall 2003Sylnovie Merchant, Ph.D. ACCESS Tutorial Note: The purpose of this tutorial is to provide an introduction to some of the functions of ACCESS in.

Multisim Subcircuits. Draw the basic circuit you want.

ECE 2372 Modern Digital System Design Section 4.8 Xilinx Schematic Capture Simulation Tutorial.

LECTURE IV MODELSIM. Go to the link listed below for a demonstration of how to begin working with Modelsim. The video shows you how to write a Verilog.

Quick guide to ASIMON configuration For version 3.0 or greater SAFETY AT WORK Date: 3/18/2009.

What is a Combo Box? Is a list of values from which the user can select a single value. Saves typing Adds another means of enforcing referential integrity.

Davisware GlobalEdge 2008 Payroll Main Menu Time Entry and Payroll Processing.

LAB 0 : OVERVIEW. Max+Plus II Fill in particulars License will be provided within 12 hrs.

Introduction to Verilog Section Outline Set Up the Environment Your First Verilog File Set Up the Test Bench Running the Simulation.

Week 3: Experiment 4 Kirchhoff’s Laws.

1 Right-click anywhere on your screen, and from the menu that will appear, select Options… In the Options window, go to the Selection tab. Under Selection.

Serpentine Channel Demonstration Documentation on the setup and simulation of a complete basic injector-separation channel model design.

It’s always important that all of your nodes be numbered. So the way to do that is to go to Options at the top of the screen then select Preferences. When.

Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.

STEP-1 START PROTEUS Click on START button and you will get “ Proteus 7 professional “  Install Lab Center Proteus in the PC.  After Successful installation.

HOW TO RECORD YOUR VOICE FOR AN AUDIO PODCAST Audacity Tutorial.

June 17, 2009 Office 2007 Tips & Tricks.

ECE 3130 Digital Electronics and Design

ECE 3130 Digital Electronics and Design

Customizing the Quick Access Toolbar in Microsoft Office

Here you can find the steps by step procedure in order to deal with the problem- Firstly you need to double-click the "Avast" icon in the system tray.

Chapter 4 MS ACCESS DATABASE.

CR 245L Digital Design I Lab Sum of Products, 7-Segment Display,

Pico Pico LAB#1 Starting & Stopping Motors.

Once Windows 8 is deployed in your machine, the highlighted windows features below should be installed. Please follow the below steps to do so – Open Run.

Week 5, Verilog & Full Adder

1. Open Visual Studio 2008.

Starting a project in VisualDSP++

UCSD ECE 111 Prof. Farinaz Koushanfar Fall 2017

Today’s Lab Start working with Xilinx

Presentation transcript:

ECE – 329 Fall 2007 Lab Manual for Xilinx Example: Design and simulation of a Half Adder Instructor: Dr.Botros

Click on the FILE menu and select New Project.

Name the New Project as follows. Change the VALUES accordingly.

The following window appears on your screen……

Right click on XCV…….. and select New Source.

The following window appears……

Select “Schematic” and change the name of the file as shown….. Click on NEXT

The following window appears…..click on Finish

The following window opens up:

Click on Symbols tab and select Logic from the categories…..

Select and2 from the symbols….

Place the 2-input AND gate on the schematic window as shown:

Similarly select the xor2 and place it on the schematic window and then select the options tab as shown below:

Click the “Add Wire” button as shown:

Draw wires starting from the gate ends as shown below:

Click on the “Add I/O Marker” and select the “Add input marker” option in the options tab as shown….

Place the two pins as shown :

Now again, click the “Add Wire” button

Make the connections as shown…..

Right click on the XLXN_1 pin and select Rename

The following window appears….

Rename the branch’s net to “a” and click OK

Follow the above procedure to rename the XLXN_2 pin to “b”

Now again, click the “Add I/O Marker” and select the “Add output marker” option in the options tab.

Place the pins as follows…..

Rename the output pins as follows….

Rename XLXN_5 to Cout and XLXN_6 to Sum.

Now click on the “Save All” icon to save all the work u did so far.

In the main project navigator window, highlight the halfadder.sch as shown……

Now click the “+” ahead Design Entry Utilities to get the following…..

Select the Launch ModelSim Simulator and double click on it.

The following window appears……

In the signals window, highlight the signal “a” :

Now click on the “Edit” menu and select “clock”

In the “define clock window”, change the period to 1000 (not 100 ) Period = 1000

Do the same for signal “b” but change the period to 2000(not 200) Period = 2000 Click OK.

The following screen appears….

Maximize the Wave-Default window and click on RUN as shown…

The following waveform appears. Place the cursor accordingly to check for the correct output values for all combinations of “a” and “b”. there is a delay of 100ps which you can ignore while checking for the output values.