In-System Integration. 2 Types of Integration ● Reconfigurable devices (RD) are usually used in three different ways: 1.Rapid prototyping 2.Non-frequently.

Slides:



Advertisements
Similar presentations
The CPU The Central Presentation Unit What is the CPU?
Advertisements

Computer Organization, Bus Structure
Device Tradeoffs Greg Stitt ECE Department University of Florida.
CHIMAERA: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Functional Unit Kynan Fraser.
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
An Introduction to Reconfigurable Computing Mitch Sukalski and Craig Ulmer Dean R&D Seminar 11 December 2003.
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
PipeRench: A Coprocessor for Streaming Multimedia Acceleration Seth Goldstein, Herman Schmit et al. Carnegie Mellon University.
Chapter 16 Control Unit Operation No HW problems on this chapter. It is important to understand this material on the architecture of computer control units,
Data Manipulation Computer System consists of the following parts:
Chapter Hardwired vs Microprogrammed Control Multithreading
Introduction to Microprocessors Number Systems and Conversions No /6/00 Chapter 1: Introduction to 68HC11 The 68HC11 Microcontroller.
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
Dynamically Reconfigurable Architectures: An Overview Juanjo Noguera Dept. Computer Architecture (DAC-UPC)
1 CS402 PPP # 1 Computer Architecture Evolution. 2 John Von Neuman original concept.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
HW/SW Co-Synthesis of Dynamically Reconfigurable Embedded Systems HW/SW Partitioning and Scheduling Algorithms.
SSS 4/9/99CMU Reconfigurable Computing1 The CMU Reconfigurable Computing Project April 9, 1999 Mihai Budiu
Computer Organization and Architecture
C.S. Choy95 COMPUTER ORGANIZATION Logic Design Skill to design digital components JAVA Language Skill to program a computer Computer Organization Skill.
Memory Hierarchy.
Computer System Architectures Computer System Software
February 12, 1998 Aman Sareen DPGA-Coupled Microprocessors Commodity IC’s for the Early 21st Century by Aman Sareen School of Electrical Engineering and.
Computing hardware CPU.
A Reconfigurable Processor Architecture and Software Development Environment for Embedded Systems Andrea Cappelli F. Campi, R.Guerrieri, A.Lodi, M.Toma,
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Archs, VHDL 3 Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture.
A RISC ARCHITECTURE EXTENDED BY AN EFFICIENT TIGHTLY COUPLED RECONFIGURABLE UNIT Nikolaos Vassiliadis N. Kavvadias, G. Theodoridis, S. Nikolaidis Section.
Automated Design of Custom Architecture Tulika Mitra
Operating Systems Lecture 02: Computer System Overview Anda Iamnitchi
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 2.
Advanced Computer Architecture 0 Lecture # 1 Introduction by Husnain Sherazi.
Reminder Lab 0 Xilinx ISE tutorial Research Send me an if interested Looking for those interested in RC with skills in compilers/languages/synthesis,
CIM101 : Introduction to computer Lecture 3 Memory.
General Concepts of Computer Organization Overview of Microcomputer.
CHAPTER 4 The Central Processing Unit. Chapter Overview Microprocessors Replacing and Upgrading a CPU.
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames) Reconfigurable Architectures Forces that drive.
A Hybrid Design Space Exploration Approach for a Coarse-Grained Reconfigurable Accelerator Farhad Mehdipour, Hamid Noori, Hiroaki Honda, Koji Inoue, Kazuaki.
Reconfigurable Computing Ender YILMAZ, Hasan Tahsin OĞUZ.
Design Space Exploration for a Coarse Grain Accelerator Farhad Mehdipour, Hamid Noori, Morteza Saheb Zamani*, Koji Inoue, Kazuaki Murakami Kyushu University,
CENTRAL PROCESSING UNIT. CPU Does the actual processing in the computer. A single chip called a microprocessor. Composed of an arithmetic and logic unit.
Introduction to the new mainframe © Copyright IBM Corp., All rights reserved. 1 Main Frame Computing Objectives Explain why data resides on mainframe.
Central Processing Unit (CPU)
© 2000 Morgan Kaufman Overheads for Computers as Components Host/target design  Use a host system to prepare software for target system: target system.
Basic Elements of Processor ALU Registers Internal data pahs External data paths Control Unit.
HOW COMPUTERS WORK THE CPU & MEMORY. THE PARTS OF A COMPUTER.
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture.
Advanced Computer Architecture pg 1 Embedded Computer Architecture 5SAI0 Chip Multi-Processors (ch 8) Henk Corporaal
An Overview of Parallel Processing
1 3 Computing System Fundamentals 3.2 Computer Architecture.
Overview of microcomputer structure and operation
Winter-Spring 2001Codesign of Embedded Systems1 Essential Issues in Codesign: Architectures Part of HW/SW Codesign of Embedded Systems Course (CE )
Chapter 11 System Performance Enhancement. Basic Operation of a Computer l Program is loaded into memory l Instruction is fetched from memory l Operands.
Programmable Hardware: Hardware or Software?
Distributed Processors
Assembly Language for Intel-Based Computers, 5th Edition
Microcomputer Architecture
Embedded Computer Architecture 5SAI0 Chip Multi-Processors (ch 8)
/ Computer Architecture and Design
Introduction to Reconfigurable Computing
Reconfigurable Computing
University of Gujrat Department of Computer Science
Dynamically Reconfigurable Architectures: An Overview
8051 Supplement.
Simulation of computer system
Introduction to Micro Controllers & Embedded System Design
Chapter 1: How are computers organized?
Chapter 1 Introduction.
Embedded Computer Architecture 5SAI0 Chip Multi-Processors (ch 8)
Presentation transcript:

In-System Integration

2 Types of Integration ● Reconfigurable devices (RD) are usually used in three different ways: 1.Rapid prototyping 2.Non-frequently reconfigurable systems 3.Frequently reconfigurable systems

3  The RD is used as emulator for a circuit to be produced later as ASIC.  The emulation process allows for testing the correctness of the circuit, before production.  Reconfiguration only when a new implementation of ASIC is needed. Examples:  The APTIX-System Explorer  The ITALTEL Flexbench systems APTIX System Explorer ITALTEL FLEXBENCH 1. Rapid Prototyping

4  The RD is used as application specific device similar to ASIC.  Possibility of upgrading the system by means of reconfiguration.  Configuration usually in EEPROM/flash.  No reconfiguration during operation. Examples:  RABBIT System,  Celoxica RC100, RC200, RC300,  Nallatech BenADIC. The Nallatech BenADIC The Celoxica RC Non-Frequent Reconfiguration

5  Usually coupled with a processor  RD is used as an accelerator for time-critical parts of applications.  The processor accesses the RD using function calls.  The reconfigurable part is usually a PCI-board attached to the PCI-bus. Examples:  Raptor 2000,  Celoxica RC1000 and RC2000,  Nallatech Ballynuey. More and more stand-alone frequently reconfigurable systems are appearing. The Celoxica RC1000 The Raptor 2000 The Nallatech Ballynuey 3. Frequent Reconfiguration

6 Classification: Proximity Degree of Coupling with CPU: 1.Reconfigurable fabric as a standalone device  Communication by existing CPU I/O mechanism.  Slow data transfer  applications in which a significant amount of processing can be done by the fabric without processor intervention.  E.g. emulation systems: (Cadence Palladium, Mentor’s Vstation Pro) [Todman05] [Compton02]

7 Classification: Proximity Degree of Coupling with CPU: 2.As an attached processing unit/co-processor  Acts as an extra processor in a multi-processor system/co- processor.  Host and the reconfigurable logic can execute simultaneously.  Cost of communication is lower  Cannot/can see the host’s Cache  Examples:  PipeRench  Garp  MorphoSys  PAM  OneChip

8 Classification: Proximity Degree of Coupling with CPU: 3.As a functional unit  Very tightly-coupled  RFUs execute as functional units on the main microprocessor datapath,  Registers used to hold the input and output operands  RFU allows custom instructions (may change over time)  Examples:  MATRIX  RAW

9 Classification: Proximity Degree of Coupling with CPU: 4.CPU embedded in reconf fabric  Hard core  Soft core

10 Microprocessor Cores Two types:  Hard Core  Soft Core

11 Proximity: Summary Tighter Coupling:  Lower communication overhead −  Reconf. h/w can be used more frequently within an application.  Reconf. h/w is unable to operate for significant portions of time without intervention of host.  Amount of reconfigurable logic available often limited. Looser Coupling:  Greater parallelism in program execution,  Higher communications overhead.

12 Classification: Proximity

13 Static and Dynamic Reconfiguration ●Two big categories: 1.Static reconfigurable systems. -The computation and reconfiguration is defined once at compile time. -This category encounters the rapid prototyping systems, the non-frequently reconfigurable systems as well as some frequently reconfigurable systems. 2.Dynamic or run-time reconfigurable systems. -The computation and reconfiguration sequences are not known at compile-time. -The system reacts dynamically at run-time to computation. -Some non-frequently reconfigurable systems as well as most frequently reconfigurable systems belong to this category.

14 Static and Dynamic Reconfiguration