Startup Code Lecture L5.2. Reference MC9S12C Family Device User Guide V01.05 9S12C128DGV1.pdf.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
MC68HC11 System Overview. System block diagram (A8 version)
Programmable Keyboard/ Display Interface: 8279
Interrupts Chapter 8 – pp Chapter 10 – pp Appendix A – pp 537 &
SCI: Serial Communications Interface Presented by: Sean Kline Chad Smith Jamie Cruce.
External Interrupt Module MTT EXTERNAL INTERRUPT REQUEST MODULE (IRQ)
9/20/6Lecture 3 - Instruction Set - Al1 The Hardware Interface.
68HC11 Polling and Interrupts
Mark Neil - Microprocessor Course 1 Timers and Interrupts.
C and Assembler Subroutines: Using the LCD. Outline Basic structure of CW-created C programs for the HC12 How to incorporate assembly code How to use.
CSS 372 Lecture 1 Course Overview: CSS 372 Web page Syllabus Lab Ettiquette Lab Report Format Review of CSS 371: Simple Computer Architecture Traps Interrupts.
PC hardware and x86 3/3/08 Frans Kaashoek MIT
Chapter 7 Interupts DMA Channels Context Switching.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Coordinate Based Tracking System
CSS 372 Oct 2 nd - Lecture 2 Review of CSS 371: Simple Computer Architecture Chapter 3 – Connecting Computer Components with Buses Typical Bus Structure.
Interrupts CML-12C32 Lecture L4.2.
The Serial Communication Interface (SCI) MC9S12-DP256 Chapter 11.
The MC9S12C Family of Microcontrollers Lecture L1.3.
Midterm Wednesday 11/19 Overview: 25% First Midterm material - Number/character representation and conversion, number arithmetic - DeMorgan’s Law, Combinational.
The MSP430xxxx Department of Electrical and Computer Engineering
ECE 265 – LECTURE 12 The Hardware Interface 8/22/ ECE265.
Embedded Systems 7763B Mt Druitt College of TAFE
Lab 1 – Assembly Language and Interfacing Start date: Week 3 Due date: Week 4 1.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Monitor ROM Module MTT48 V MONITOR ROM MODULE (MON)
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, EVLA Monitor and Control Module Interface Board (MIB) Design.
Introduction to Embedded Systems Buffering and DMA (Direct Memory Access) Lecture 11.
Multiplexed External Bus Interface-MEBIV3 By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg., SITS, Pune-41
M Semiconductor Products Sector Computer Operating Properly Module Detail Slide #1 of 7 Tutorial Introduction PURPOSE -To explain how to configure and.
DOS  In the 1980s or early 1990s, the operating system that shipped with most PCs was a version of the Disk Operating System (DOS) created by Microsoft:
1 Lecture 20: I/O n I/O hardware n I/O structure n communication with controllers n device interrupts n device drivers n streams.
Unit 4 Design and Synthesis of Datapath Controllers
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
HC08 ARCHITECTURE DETAILS
1 CS/COE0447 Computer Organization & Assembly Language Chapter 5 part 4 Exceptions.
Instructor: Yuzhuang Hu Final August 7, :00pm - 10:pm HCC1700.
Introduction to Experiment 7 Sorting Using PicoBlaze ECE 448 Spring 2010.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
Serial Communication Interface Ta Kim Nicholas Earnhart Razid Ahmad ME 6405 – Fall 2008 November 6, 2008.
George W. Woodruff School of Mechanical Engineering, Georgia Tech ME4447/6405 ME 4447/6405 Microprocessor Control of Manufacturing Systems and Introduction.
ME 4447/6405 Microprocessor Control of Manufacturing Systems and
Embedded Systems 7763B Mt Druitt College of TAFE Electrical Engineering Lesson 2 LCD Display Interfacing.
Module 11 Adapted By and Prepared James Tan © 2001.
The Serial Communication Interface (SCI) MC9S12-C32
System Integration Module MTT Motoola SYSTEM INTEGRATION MODULE (SIM)
Block diagram of 8086.
Interrupt driven I/O Computer Organization and Assembly Language: Module 12.
ECE 371 Microprocessor Interfacing
Execution Architecture MTT CPU08 Core M CPU08 INTRODUCTION.
Resets & Interrupts MTT CPU08 Core Motorola CPU08 RESETS & INTERRUPTS.
Computer Operating Properly Module MTT COMPUTER OPERATING PROPERLY MODULE (COP)
8085 Microprocessor: Architecture & Support Components.
George W. Woodruff School of Mechanical Engineering, Georgia Tech ME4447/6405 ME 4447/6405 Microprocessor Control of Manufacturing Systems and Introduction.
Memory Organisation & Modes of Operations By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg, SITS, Pune-41
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
George W. Woodruff School of Mechanical Engineering, Georgia Tech ME4447/6405 ME 4447/6405 Microprocessor Control of Manufacturing Systems and Introduction.
Tutorial 9 Module 8 – 8.1,8.2,8.3. Question 1 Distinguish between vectored and non-vectored interrupts with an example Build a hardware circuit that can.
Lab 2 Microprocessor MPC430F2274 MSP-430 Architecture.
INTV1 & MMCV4 By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg., SITS, Pune-41 URL: microsig.webs.com.
SCI Communication Proudly Presented By: Adam Cardi & Aaron Enes.
George W. Woodruff School of Mechanical Engineering, Georgia Tech ME4447/6405 ME 4447/6405 Microprocessor Control of Manufacturing Systems and Introduction.
Introduction to S S Family Memory Management.
HCS12 Exceptions Maskable Interrupts
Mon. Oct 2 Announcements Quiz Postponed to Wednesday – still only on 2.a + 2.b Video lecture for 2.a posted Lab 6 experiment extension You must come to.
Example 17 SCI Receive Interrupts
ME 4447/6405 Microprocessor Control of Manufacturing Systems and
ME 4447/6405 Microprocessor Control of Manufacturing Systems and
Presentation transcript:

Startup Code Lecture L5.2

Reference MC9S12C Family Device User Guide V S12C128DGV1.pdf

MODC MODB,MODA ROMCTL

On reset, board comes up in Normal Single Chip mode

>md fff0 FFF0 FB 66 FB 68 FB 6A FB 6C FB 6E FB 70 FB 72 FC 00 >md fc00 FC F CF 0F 8A C ORCC #$10 ;SEI 4F BRCLR,PORTE,#$01,NEXT JMP$8000 CF 0F 8A NEXTLDS#$0F8A Reset Code

MEBI Module Multiplexed External Bus Interface (MEBI) Block User Guide Module V3 S12MEBIV3.pdf

PEAR EQU $000A On reset, board comes up in Normal Single Chip mode Must change to use multiplexed address/data bus

00 PEAR EQU $000A

0100

10100 MOVB #$0C,PEAR

MODE EQU $000B

111 MOVB #$E0,MODE MOVW #$0CE0,PEAR

Module Mapping Control Module Mapping Control (MMC) V4 S12MMCV4.pdf

MISC EQU $0013

MOVB #$0D,MISC

CRG Block User Guide V04.05 S12CRGV4.pdf Clocks and Reset Generator (CRG)

ARMCOP EQU $003F

COPCTL EQU $003C

CLR COPCTL

startup.asm ;Start up code COPCTLEQU $003C STACKEQU$0DFF ORG$8000 startup LDS#STACK CLR COPCTL JMPMAIN MAIN

Turnkey Example ; Turnkey SCI Interface using interrupts File: TKSCILCD.WHP ; display characters from PC keyboard on LCD display SC0BDH EQU $C8 ;baud rate control SC0CR1 EQU $CA ;SCI control reg 1 SC0CR2 EQU $CB ;SCI control reg 2 SC0SR1 EQU $CC ;SCI status reg SC0DRL EQU $CF ;SCI data reg RDRF EQU $20 ;SCSR mask SCI0.IVECEQU$0FD8;SCI0 user vector address + 2 COPCTL EQU $003C;COP control reg STACKEQU$0DFF;initial stack pointer

ORG$800 qsizeequ16 frontdw0 reardw0 qmindw0 qmaxdw0 qbuffrmbqsize ORG$8000 startup LDS#STACK CLR COPCTL main jsrspi_init;initialize spi jsrlcd_init;initialize lcd jsrinitq;initialize queue jsrsci0_init;initialize sci mn1jsrcheckq;if queue is empty bcsmn1; wait jsrdata8;store char on LCD ldy#300 jsrms_delay;delay ~10 ms bramn1 Note: No initial values can be here

S FC S E4 S10B DC S CF0DFF79003C1680B DF S FB16811CCD012C1680D961 S F CACC00345CC8862C5ACBDA S CC80397C0FD810EF3D96CC S CF BCC08087C08007C08027C08FA S C3000F7C08063D36FC0802C30001BCC3 S FC08047C0802BC CC S BC FC08067C S FE08026A003DFC0800BC S FC0800C30001BC FC08E7 S11380A0047C0800FE0800A60010FE3D840F S11380B023038B373D8B303D86105AD97900DA86FD S11380C0525AD83D3696DB842027FA32365ADD964A S11380D0DB848027FA96DD323D34CE07CF0926FDB6 S11380E00326F7303D36840F1680C4368A S11380F0C C4323D E S E43D36840F368A401680C432368AC0165F S C432368A401680C432323D E8 S DF3207DC3DCD D C2 S E5CD D E5CD S D E5CD D98602C2 S E5CD D9862C1680F7CD0026 S A1680D F7CD000A1680D986AD S F1680F7CD000A1680D F7CD38 S D F7CD000A1680D98F S C43D F7CD000A16803D S11381A0D93D1680AC16811C3DA630270B16811CC8 S10C81B0CD000A1680D920F13D2E S FC Note: Must delete these two lines before programming to flash memory tkscilcd.s19

Use AxIDE to program flash memory