Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.

Slides:

Advertisements

Similar presentations

Automatic Test Generation and Logic Optimization.

Advertisements

Basic Logic Gates Discussion D5.1 Section Sections 13-3, 13-4.

topics Logic gates Gates types Universal gates

Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Design Representation and Fault Detection

Fault Equivalence Number of fault sites in a Boolean gate circuit is = #PI + #gates + # (fanout branches) Fault equivalence: Two faults f1.

CMP238: Projeto e Teste de Sistemas VLSI Marcelo Lubaszewski Aula 2 - Teste PPGC - UFRGS 2005/I.

Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.

A Programmable Logic Device Lecture 4.3. A Programmable Logic Device Multiple-input Gates A 2-Input, 1-Output PLD.

CS 151 Digital Systems Design Lecture 11 NAND and XOR Implementations.

Parallel Pattern Single Fault Propagation for Combinational Circuits VLSI Testing (ELEC 7250) Submitted by Blessil George, Jyothi Chimakurthy and Malinky.

Modern VLSI Design 2e: Chapter 4 Copyright  1998 Prentice Hall PTR Topics n Switch networks. n Combinational testing.

4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White.

Logic Synthesis by Branch and Bound A C++ Program Aditya Prasad.

4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.

ENGIN112 L11: NAND and XOR Implementation September 26, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 11 NAND and XOR Implementations.

ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.

Hierarchical Fault Collapsing for Logic Circuits Thesis Advisor:Vishwani D. Agrawal Committee Members:Victor P. Nelson, Charles E. Stroud Dept. of ECE,

Lecture 5 Fault Modeling

Feb 2, '06, updated Mar 23, '06ELEC Project, Presentation, Paper 1 ELEC VLSI Testing Spring 2006 Class Project Class Presentation Term.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.

ELEC7250: VLSI Testing Spring 2004 Experimental Analysis of Fault Collapsing Methods Dixit, Ayoush M.

Dominance Fault Collapsing Lu Yuanlin ECE Dept. Auburn University.

Probabilistic Testability Analysis Aditya Newalkar.

Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 101 Lecture 10 Combinational ATPG and Logic Redundancy n Redundancy identification n Redundancy removal.

Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’

Silicon Programming--Physical Testing 1 Testing--physical faults: yield; s-a-0 and s-a-1 faults; justify and propagate.

GK-12 Student designed project (AP physics) Digital logic and Boolean algebra exercise. IC logic gates brought from Stevens were used in making simple.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.

XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.

Logic Simulation 한양대학교 신현철 교수

Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Switch networks. n Combinational testing.

Unit I Testing and Fault Modelling

Digital Logic Design Week 3

Chapter 33 Basic Logic Gates. 2 Objectives –After completing this chapter, the student should be able to: Identify and explain the function of the basic.

Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Logic Gates. The Inverter The inverter (NOT circuit) performs the operation called inversion or complementation. Standard logic symbols: 1 1 input output.

Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA

Dominance Fault Collapsing 1 VLSI TESTING PROJECT Dominance Fault Collapsing Anandshankar Mudlapur Arun Balaji Kannan Muthu Balaji Ramkumar Muthu Balan.

EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University

Logic Gates. AND gate Produces an output only if both inputs are on Input AInput BOutput (Q) Q=

Jan. 26, 2001VLSI Test: Bushnell-Agrawal/Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault models.

Combinational Logic: Other Gate Types

TOPIC : Fault detection and fault redundancy UNIT 2 : Fault modeling Module 2.3 Fault redundancy and Fault collapsing.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.

VLSI Testing Class Fault Modeling 李昆忠 Kuen-Jong Lee Dept. of Electrical Engineering National Cheng-Kung University Tainan, Taiwan.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.

Chapter 33 Basic Logic Gates. Objectives After completing this chapter, you will be able to: –Identify and explain the function of the basic logic gates.

Eng. Mai Z. Alyazji October, 2016

Dominance Fault Collapsing

Circuits Logic in Hardware.

Digital Signals Digital Signals have two basic states:

ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)

Elec 2607 Digital Switching Circuits

Lecture 5 Fault Modeling

King Fahd University of Petroleum and Minerals

Automatic Test Generation for Combinational Circuits

Discussion D5.1 Section Sections 13-3, 13-4

Veeraraghavan Ramamurthy

Topics Switch networks. Combinational testing..

Chapter 2 Gates.

VLSI Testing Lecture 3: Fault Modeling

ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)

Basic Logic Operations

Agenda Lecture Content: Combinatorial Circuits Boolean Algebras

Presentation transcript:

Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004

Fault Collapsing The basic idea behind fault collapsing is to reduce the number of faults that have to be considered during the test generation process, in turn reducing the size of the test vector set. Fault collapsing eliminates those faults that can be detected by tests generated for some other faults.

Dominance Fault Collapsing If all tests of fault F1 detect another fault F2, then F2 is said to dominate F1. s-a-1 F1 s-a-1 F2 s-a-1 s-a All tests of F2 Only test of F1

Structural Dominance Fault Collapsing Summarized as follows; An n–input Boolean gate requires n+1 single stuck at faults to be modelled. To collapse faults of a gate, all faults from output can be eliminated retaining one type (s-a-1 for AND and NAND; s-a-0 for OR and NOR) of fault on each input and the other type (s-a-0 for AND and NAND; s-a-1 for OR and NOR) on any one of the inputs. The output faults of the NOT gate, the non – inverting buffer, and the wire can be removed as long as both faults on the input are retained. No collapsing is possible for fanout. Also no collapsing is possible for the XOR and XNOR gates.

Algorithm 1. Read the bench file and convert it to a format easy to access. 2. Now read this file and take all data into the structure. Check for errors made in the bench file. 3. Find all fanouts of a gate. 4. Find all primary inputs with fanouts. 5. Find primary inputs without fanouts and whose output feeds into a gate which has all its inputs as primary inputs without fanouts. 6. Find all gates into which the primary inputs with fanouts feed. 7. Find all gates which are fanouts of other gates. (These should not include the gates that have any of its input as a primary input). 8. Calculate collapse ratio.

Example

Example

Example

Example

Example

Results C17ALU(XOR)ALU(NAND)Full Adder8-bit Adder Total Faults Equivalence collapsed faults Dominance collapsed faults Fault Coverage (Equivalence) Fault Coverage (Dominance) Collapse Ratio (Equivalence) Collapse Ratio (Dominance) # of Vectors (Equivalence) # of Vectors (Dominance)

Redundant faults in ALU(NAND) Equivalence Dominance