PC To GT Program Load Shachar Rosenberg Alex Normatov Technion - Digital Lab.

Slides:



Advertisements
Similar presentations
Categories of I/O Devices
Advertisements

CT213 – Computing system Organization
CS4315A. Berrached:CMS:UHD1 Operating Systems and Computer Organization Chapter 4.
Chapter 4 Conventional Computer Hardware Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
1BA3 G Lacey Lecture 51 Evaluating mathematical expressions  How do computers evaluate x + y or any mathematical expression ?  Answer : “Reverse Polish.
Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Mid-Semester Presentation Spring 2005 Network Sniffer.
Computer System Structures memory memory controller disk controller disk controller printer controller printer controller tape-drive controller tape-drive.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
1 Operating Systems Ch An Overview. Architecture of Computer Hardware and Systems Software Irv Englander, John Wiley, Bare Bones Computer.
WANs and Routers Routers. Router Description Specialized computer Like a general purpose PC, a router has:  CPU  Memory  System Bus Connecting Internal.
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
Gursharan Singh Tatla Transport Layer 16-May
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Operating System. Architecture of Computer System Hardware Operating System (OS) Programming Language (e.g. PASCAL) Application Programs (e.g. WORD, EXCEL)
LWIP TCP/IP Stack 김백규.
CHAPTER 2: COMPUTER-SYSTEM STRUCTURES Computer system operation Computer system operation I/O structure I/O structure Storage structure Storage structure.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.
1 Chapter 2: Computer-System Structures  Computer System Operation  I/O Structure  Storage Structure  Storage Hierarchy  Hardware Protection  General.
Interrupts By Ryan Morris. Overview ● I/O Paradigm ● Synchronization ● Polling ● Control and Status Registers ● Interrupt Driven I/O ● Importance of Interrupts.
NIOS II Ethernet Communication Final Presentation
2003 Dominic Swayne1 Microsoft Disk Operating System and PC DOS CS-550-1: Operating Systems Fall 2003 Dominic Swayne.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
12/8/20151 Operating Systems Design (CS 423) Elsa L Gunter 2112 SC, UIUC Based on slides by Roy Campbell, Sam King,
Status of the STT Motherboard Testing Evgeny Popkov Boston University 5 Jan
1 Microsoft Windows 2000 Network Infrastructure Administration Chapter 4 Monitoring Network Activity.
EECB 473 Data Network Architecture and Electronics Lecture 1 Conventional Computer Hardware Architecture
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
OSes: 2. Structs 1 Operating Systems v Objective –to give a (selective) overview of computer system architectures Certificate Program in Software Development.
Device Driver Concepts Digital UNIX Internals II Device Driver Concepts Chapter 13.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
CS4315A. Berrached:CMS:UHD1 Operating Systems and Computer Organization Chapter 4.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Part IVI/O Systems Chapter 13: I/O Systems. I/O Hardware a typical PCI bus structure 2.
4000 Imaje 4020 – Software Imaje 4020 – Content ■ Content of Chapter Software: 1. Flash Up 2. Netcenter 3. FTP 4. Active X 5. XCL commands 6. Exercise.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Operating Systems Overview: Using Hardware.
LonWorks Introduction Hwayoung Chae.
PCI 9052 소개 권 동혁. Contents 1.Introduction 2.Major features 3.PCI 9052RDK-LITE.
Intro to PCI 2002 년 1 월 21 일 신 준 헌. Contents PCI bus features General PCI bus model PCI Device vs. Function Specifications.
CSCI/CMPE 4334 Operating Systems Review: Exam 1 1.
CSCE451/851 Introduction to Operating Systems
Input/Output (I/O) Important OS function – control I/O
OPERATING SYSTEM CONCEPT AND PRACTISE
Chapter Objectives In this chapter, you will learn:
EE 107 Fall 2017 Lecture 7 Serial Buses – I2C Direct Memory Access
CS 286 Computer Organization and Architecture
CS703 - Advanced Operating Systems
Computer Architecture
Operating Systems Chapter 5: Input/Output Management
Direct Memory Access Disk and Network transfers: awkward timing:
Computer Organization
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

PC To GT Program Load Shachar Rosenberg Alex Normatov Technion - Digital Lab

Agenda * Why not Video ? Project description GT ln description PC Loader description Conclusions

GT & VideoLab PCI & GT oriented FOR MORE INFO... Project’s Mid Semester Report, Presentation, Specs and other relevant literature

What Was Completed PCI configuration PCI memory mapping AMCC ( PCI Interface ) configuration

The Problem VideoLab didn’t function: –Specs were studied –Monitoring PCI with Logic Analyzer –Existing drivers SW were studied Control with a PAL (undocumented) Card was poorly designed –drivers inserted delay so as to synchronize on I²C clock

Why Project Changed System & PCI study completed Time spent on problem investigation: –Logic Analyzer –Contacts with ADV –Code & Specs. Study Adapting drivers for VideoLab would’ve taken much time, and wasn’t project’s goal

Agenda 4 Why not Video ? * Project description GT ln description PC Loader description Conclusions

Description Loads executable code from PC to GT-based system RAM above Ethernet Project’s Final Report Software Code & Hardware Specs. FOR MORE INFO... Ethernet PCI Bus SEC - network bridge SDRAM memory GT - chipset R CPU uCode ROM

Project Goals Use existing SW as a basis Improve reliability of data transfer Improve user interface (and fix bugs) Add some functionality

Resources Galileo and DigLab equipment Reference SW from Galileo Support from Galileo 1/3 of semester for execution

Technology - HW Ethernet –fast data transfer between PC and SEC PCI –connects SEC and GT EPROM & E²PROM –fast programming of GT’s OS

Technology - SW C and Visual C++ Languages Microsoft Foundation Classes IP datagram sockets Address Resolution Protocol Windows Registry

Agenda 4 Why not Video ? 4 Project description * GT ln description PC Loader description Conclusions

General Description - ln Used to load (wait, receive and put) a program into SDRAM memory Can load to a specific address Can verify checksum Restores control registers Shows help

Inside ln - Map Memory Save mapping and control registers Change PCI memory mapping Initialize GT as PCI master & slave Map DRAM for PCI DMA accesses

Inside ln - Init. SEC Memory Find all SEC devices on PCI Allocate memory for SEC device Allocate buffers for control data structures and received packets Update SECs’ pointers to the allocated memory spaces Initialize other SECs’ data

Inside ln - Initialize Network Send a packet with GT’s MAC address to SEC, as a PCI burst Send a broadcast to make other Ethernet agents learn GT’s MAC Start receiving packets

Inside ln - Handling Packets Interrupt driven buffer allocation Poll (wait) for a new packet –Check if it is for us (not broadcast) –Check it’s packet number (any lost ?) –Calculate checksum (if needed) –Write to memory

Inside ln - Job’s Done Disable interrupt & ensure there’s no packets marked new “Stop” SEC’s functioning Return mapping & control registers Show results (pass/fail)

Agenda 4 Why not Video ? 4 Project description 4 GT ln description * PC Loader description Conclusions

General Description - Loader Standard Windows Application Reads & Loads programs (S3R) –Can change ARP mapping –Cheksum on/off –Big/Little Endian –Time Out between packets Saves settings (Registry)

Inside Loader - Packet Structure Header –0 : Start Address (in target’s memory) –1 : Length of Data (bytes) –3 : Packet Number –4 : Checksum (optional) DataHeader

Inside Loader - Packet Class Receives S3R string (all or a part) –Checks/Calculates address –Appends data –Leave the rest to the next (when full) Prepares itself to sending Sends itself over a socket

Inside Loader - Reading Serialization Incoming data “pours” into packets When packet full, prepare to send Length Checksum Endianess

Inside Loader - Sending Datagram Sockets Ethernet Packet Length ARP settings for IP to MAC binding Send in order of List

Agenda 4 Why not Video ? 4 Project description 4 GT ln description 4 PC Loader description * Conclusions

Tools Used/Studied IDT - gcc compiler (IDTC & IDTSIM) Logic Analyzer - setup & usage Microsoft Visual Studio EPROM programmer

Current Status Evaluation in Galileo No Issues yet

The End

Back Up Foils

Acronyms GT - Galileo Technology chipset GT64120 SEC - Galileo Technology network bridge Loader - PC Loader application ln - GT’s loadnetwork command

Alternatives Analysis Previous Version –Less reliable, less features –Has bugs and less user friendly Terminal Text Transfer (above RS232) –Very slow –Not user friendly