Statistical Diagnosis for Intermittent Scan Chain Hold-Time Fault Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing.

Slides:



Advertisements
Similar presentations
IC TESTING.
Advertisements

Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Design Representation and Fault Detection
Advanced ITC Presentation A. Pogiel J. Rajski J. Tyszer.
Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
Mar. 23, 2001VLSI Test: Bushnell-Agrawal/Lecture 201 Lecture 20 Delay Test n Delay test definition n Circuit delays and event propagation n Path-delay.
NCHUCS1 Scan Chain Reorder Sying-Jyan Wang Department of Computer Science National Chung-Hsing University.
The Cost of Fixing Hold Time Violations in Sub-threshold Circuits Yanqing Zhang, Benton Calhoun University of Virginia Motivation and Background Power.
1 Lecture 20 Delay Test n Delay test definition n Circuit delays and event propagation n Path-delay tests  Non-robust test  Robust test  Five-valued.
VLSI/CAD Laboratory Department of Computer Science National Tsing Hua University TH EDA Estimation of Maximum Instantaneous Current for Sequential Circuits.
5/1/2006VTS'061 Upper Bounding Fault Coverage by Structural Analysis and Signal Monitoring Vishwani D. Agrawal Auburn University, Dept. of ECE, Auburn,
Design for Testability
Low Power Implementation of Scan Flip-Flops Chris Erickson Graduate Student Department of Electrical and Computer Engineering Auburn University, Auburn,
ELEN 468 Lecture 241 ELEN 468 Advanced Logic Design Lecture 24 Design for Testability.
Priyadharshini Shanmugasundaram Vishwani D. Agrawal DYNAMIC SCAN CLOCK CONTROL FOR TEST TIME REDUCTION MAINTAINING.
TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.
ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.
~ EDA lab ~ Interconnect Verification for SOC Jing-Yang Jou Department of Electronics Engineering National Chiao Tung University Hsinchu, Taiwan
Output Hazard-Free Transition Tests for Silicon Calibrated Scan Based Delay Testing Adit D. Singh Gefu Xu Auburn University.
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
10/25/2007 ITC-07 Paper Delay Fault Simulation with Bounded Gate Delay Model Soumitra Bose Design Technology, Intel Corp. Folsom, CA Hillary.
Vishwani D. Agrawal James J. Danaher Professor
1 Reconvergent Fanout Analysis of Bounded Gate Delay Faults Dept. of ECE, Auburn University Auburn, AL Master’s Defense Hillary Grimes Thesis Advisor:
January 16, '02Agrawal: Delay testing1 Delay Testing of Digital Circuits Vishwani D. Agrawal Agere Systems, Murray Hill, NJ USA
04/25/2006 ELEC 7250 Final Project: Jie Qin 1 Logic Simulator for Combinational Circuit Jie Qin Dept. of Electrical and Computer Engineering Auburn University,
Testing of Logic Circuits. 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models  Observability and Controllability.
Evaluation of Redundancy Analysis Algorithms for Repairable Embedded Memories by Simulation Laboratory for Reliable Computing (LaRC) Electrical Engineering.
Design Technology Center National Tsing Hua University A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques Shi-Yu Huang ( 黃錫瑜 )
Laboratory of Reliable Computing Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan Delay Defect Characteristics and Testing.
Layout-aware Scan-based Delay Fault Testing Puneet Gupta 1 Andrew B. Kahng 1 Ion Mandoiu 2 Puneet Sharma 1 1 ECE Department, University of California –
Testing an individual module
A Probabilistic Method to Determine the Minimum Leakage Vector for Combinational Designs Kanupriya Gulati Nikhil Jayakumar Sunil P. Khatri Department of.
Clustering Ram Akella Lecture 6 February 23, & 280I University of California Berkeley Silicon Valley Center/SC.
Class Design Project - Test Generation 1 Class Design Project Test Generation Hillary Grimes III ELEC Project Presentation April 26, 2007.
黃錫瑜 Shi-Yu Huang National Tsing-Hua University, Taiwan Speeding Up Byzantine Fault Diagnosis Using Symbolic Simulation.
Design for Testability
©2003/04 Alessandro Bogliolo Background Information theory Probability theory Algorithms.
Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.
1 Fault-Tolerant Computing Systems #2 Hardware Fault Tolerance Pattara Leelaprute Computer Engineering Department Kasetsart University
Technical University Tallinn, ESTONIA 1 Boolean derivatives Calculation of the Boolean derivative: Given:
Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.
Unit V Fault Diagnosis.
Modern VLSI Design 3e: Chapter 5,6 Copyright  2002 Prentice Hall PTR Adapted by Yunsi Fei Topics n Sequential machine (§5.2, §5.3) n FSM construction.
Technical University Tallinn, ESTONIA 1 Faults in Circuits and Fault Diagnosis 0110 T FaultF 5 located Fault table Test experiment Test generation.
A NEW ECO TECHNOLOGY FOR FUNCTIONAL CHANGES AND REMOVING TIMING VIOLATIONS Jui-Hung Hung, Yao-Kai Yeh,Yung-Sheng Tseng and Tsai-Ming Hsieh Dept. of Information.
SiLab presentation on Reliable Computing Combinational Logic Soft Error Analysis and Protection Ali Ahmadi May 2008.
A Robust Pulse-triggered Flip-Flop and Enhanced Scan Cell Design
ECO Timing Optimization Using Spare Cells Yen-Pin Chen, Jia-Wei Fang, and Yao-Wen Chang ICCAD2007, Pages ICCAD2007, Pages
VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.
Estimating Component Availability by Dempster-Shafer Belief Networks Estimating Component Availability by Dempster-Shafer Belief Networks Lan Guo Lane.
Feng-Xiang Huang Test Symposium(ETS), th IEEE European Ko, Ho Fai; Nicolici, Nicola; Department of Electrical and Computer Engineering,
CAS 721 Course Project Implementing Branch and Bound, and Tabu search for combinatorial computing problem By Ho Fai Ko ( )
Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences.
Final Exam Review. Homework Notes Pay attention to significant digits Should not have more significant digits in answer than in problem Example: HW1 #1.1.
Constructions of Optical Priority Queues Jay Cheng Department of Electrical Engineering & Institute of Communications Engineering National Tsing Hua University.
Bayesian networks and their application in circuit reliability estimation Erin Taylor.
Minimizing Delay in Shared Pipelines Ori Rottenstreich (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel) Yoram Revah, Aviran Kadosh.
Abdul-Rahman Elshafei – ID  Introduction  SLAT & iSTAT  Multiplet Scoring  Matching Passing Tests  Matching Complex Failures  Multiplet.
Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects Fei Wang 1,2, Yu Hu 1, Huawei Li 1, Xiaowei Li 1, Jing Ye 1,2 1 Key Laboratory.
A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu
Process of Diagnosing a Dynamic System Lab Seminar June 19th, 2007 Seung Ki Shin.
Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.
Lecture 5: Design for Testability. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 12: Design for Testability2 Outline  Testing –Logic Verification –Silicon.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
VLSI Testing Lecture 7: Combinational ATPG
Overview: Fault Diagnosis
VLSI Testing Lecture 7: Combinational ATPG
VLSI Testing Lecture 9: Delay Test
VLSI Testing Lecture 7: Delay Test
Sungho Kang Yonsei University
Presentation transcript:

Statistical Diagnosis for Intermittent Scan Chain Hold-Time Fault Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University Yu Huang, Wu-Tung Cheng, S. M. Reddy, Cheng-Ju Hsieh, Yu-Ting Hung ITC 2003

2 References  [1] A Technique for Fault Diagnosis of Defects in Scan Chains Ruifeng Guo, Srikanth Venkataraman ITC 2001  [2] Efficient Diagnosis for Multiple Intermittent Scan Chain Hold-Time Faults Yu Huang, Wu-Tung Cheng, Cheng-Ju Hsieh ATS 2003

3 Outline  Introduction  Fault Model  Hold-time faults  Upper bound and lower bound calculation  Statistical diagnosis algorithm  Experimental results  Conclusion

4 Introduction  Signal integrity and design integrity issue:  SI issue: crosstalk, IR drop, power and ground bounce  DI issue: electron migration, hot electrons, wire self-heating  Intermittent faults – caused by unpredictable disturbances  Internal signal change  External noise  Stochastically observed and difficult to be modeled

5 Introduction  Scan designs are susceptible to hold-time violations  Wire delay is difficult to calculate accurately  Inserted delay element for fixing hold time?  When the hold time margin is small, it may cause the hold-time error  Statistical diagnosis  Permanent fault is a special type of intermittent fault

6 Fault model of Transition Faults  Slow-to-rise: → X  Slow-to-fall: →  Fast-to-rise: → X  Fast-to-fall: →

7 Timing Diagram For a Single Flip-Flop

8 Timing Diagram For a Scan Chain tdtd

9 Hold-Time Fault Type  Type-I: captures incorrect data iff a “0 → 1” transition at the input of a faulty cell  Type-II: captures incorrect data iff a “1 → 0” transition at the input of a faulty cell  Type-III: Hold-time fault happens whenever there is a transition at the input of a faulty cell

10 Fault With Probably Triggered  Ex. Type-I hold time fault → or  The fault is only triggered with a probability Prob.  The diagnosis of the faulty site may not point to the exact faulty scan cell

11 Assumption of Statistical Diagnosis Algorithm  Use flush patterns to identify the faulty chains and fault types  Other types of scan chain faults can be diagnosed by this method with simple modification  The hold-time fault can only happen during the scan chain loading/unloading. The capture is fault-free

12 Upper Bound Calculation X10XXXXXXX10XXXX Shift in Capture Shift outX11XXXXXXX10XXXX X11XXXXXXX11XXXX

13 Set Constraint Effectively  Step 1: reduce the faulty masks of the candidate set  Based on flushing pattern responses  Ex. The candidate set includes scan cells (14,11,8,3) on the chain  Step 2: reduced the set by identifying scan cells impossibly to be corrupted  Sub-Step 1: set “X” to scan cell s which is impossibly to be corrupted  EX. Load X001 to the faulty scan chain and perform logic simulation

14 Set Constraint Effectively  Sub-Step 2: All scan cells and POs that captured “X”s are grouped into a set, say G s,all scan cells or POs in G s should be observed to have failures for this pattern by tester (per pattern based total match condition)  Sub-Step 3: If more than one scan cells has corrupted values, it might produce fault masking.  Observed correctly by the tester  Multiple fan-in from faulty chains  At least two of these fan-in from faulty chains have sensitive transitions

15 Set Constraint Effectively  Sub-Step 4: G s is empty  Fault effect is not propagated to other place  Still set s to a possibly corrupted cell  Step 3: Re-simulate the pattern set for multiple iterations. The upper bound might be updated towards downstream cells 1X01X11X X10XX11XXX10X00X Shift in Capture Shift outX11XX11XXX10X00X 1001X11X X10XX110XX10X00X Shift in Capture Shift outX10XX111XX10X00X

16 Lower Bound Calculation  If erroneous values are observed from A i, where A i (k ≧ i ≧ 1) is a scan cell on good chain  The faulty behavior on Ai must be caused at one of the set {B i1, B i2, …, B i,si } where B ij (s i ≧ j ≧ 1) satisfies:  On the faulty chain  Within the Fan-in cone of A i  Has a sensitive transition during scan loading  Possibly corrupted scan cell  The faulty cell must be in the upstream cells of the last downstream cell among {B i1, B i2, …, B i,si }, i.e., the cell is closest to Min j=1..Si (B ij )

17 Lower Bound Calculation  Lower_Bound ≧ Max i=1..k (Min j=1..Si (B ij ))

18 Calculate Lower Bound For Multiple Faulty Chain  Step 1: If Min ij ≧ upper bound for the faulty chain j, use “—” to replaceMin ij  Step 2: If A i has only one item that is not “—”, chain j must be responsible for the observed fault at A i. If the lower bound is less than Min ij, update the lower bound to Min ij  Step 3: Apply more patterns to add more columns to the dependency table and repeat step1~2 until no more update for a specified no. of patterns A1A1 A2A2 ……AkAk Lower Bound Faulty Chain 1Min 11 Min 21 ……Min k1 0 Faulty Chain 2Min 12 Min 22 ……Min k2 0 …… 0 Faulty Chain nMin 1n Min 2n ……Min kn 0

19 Statistical Diagnosis  Ranking: Calculate the probability of each candidate faulty scan cell  Bayes theorem: [X 1, X 2, …, X n ] is a partition of a set of all possible n outcomes of an event X ∵ P(x k ) = 1/Length(j)

20 Assumption  UP j and LO j are the upper bound and lower bound for the fault site on one scan chain j:  If k is out of range [UP j, LO j ], P(Y|X k )=0 Scan_in Scan_out UP j LO j 0X10XX100

21 Assumption  For all sentisitive transitions captured in the downstream of scan cell UP j, we didn’t observe any failures Scan_in Scan_out UP j LO j 0X10XX100

22 Assumption  When any sensitive transition loaded into [UP j, LO j ], we deterministically know whether this transition is possibly or impossibly to be corrupted

23 An Example for Statistical Diagnosis P 1 (Y|X k ) = (1-Prob) u if k U_Section[u] = 0otherwise P 2 (Y|X k ) = Prob *(1-Prob) l if k L_Section[l] = 0otherwise Prob = fault observed / total sensitive transition P(Y|X k ) = P 1 (Y|X k ) * P 2 (Y|X k )

24 Information of The Test Cases Designs # of simulated gates # of PIs # of POs # of scan chains Lengths of the longest scan chain # of faulty chains Real faulty sites F Faulty Chain I: (301, 407) Faulty chain II: (57) F M —

25 Experimental Results Designs # of applied scan patterns Upper boundLower bound The cells with the highest probability F13 Faulty Chain I: 301 Faulty Chain I: 177 (299, 300, 301) Faulty Chain II: 57 Faulty Chain II: 0 (57) F216138(10, 11, 12, 13) Diagnosis resolution = (# of candidate faulty cell with highest probability) -1

26 Experimental Results Injected faulty site# of patterns for diagnosisProbability of triggering faultDiagnosis resolution Site %18 80%13 100% %7 80%4 100% %7 80%4 100%4 Site %22 80%17 100% %8 80%5 100% %7 80%3 100%1 Site %15 80%15 100% %6 80%6 100% %2 80%1 100%1

27 Conclusion  Proposed a method to calculate an upper/lower bound on the candidate faulty cells  The root causes of intermittent scan chain hold time faults are very difficult to model  Diagnosis of this problem is helpful to reduce cost of silicon debug and improve yield  This method is efficient and effective for large industrial design s with multiple faulty scan chains