Selective Etching Using Argon Plasma By: C. Joseph Lust Advisor: Prof. Kvam.

Slides:



Advertisements
Similar presentations
Microscale Device Fabrication: Electrochemical Deposition (EMD) of Metals By Mahmoud Hayat and Cerise McLaren.
Advertisements

Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Process at a Glance
Fabrication pH Electrode Using Lift-Off Method and Electrodeposition Presented by Na Zhang.
Lithography – Basic Concept
Creating Snow flake structures using EBL Date:January 2011 by:Lejmarc Snowball Principle Investigator:Dr. William Knowlton for:Nanoscale Materials and.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Etching Film deposition Photoresist coating Lithography Development Film etching Together with calibration sample Optical inspection Measure photoresist.
Radius of Curvature: 900 micron Fig. 1 a.) Snell’s Law b.) Total Internal Reflection a. b. Modeling & Fabrication of Ridge Waveguides and their Comparison.
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
Dolan Bridge Zoom Show. Optical Bridge Zoom Show.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Low Temperature Processing of Dielectric Thin Films Chris Bratten Advisors Prof. E. Slamovich Prof. H. Hillhouse Chris Bratten Advisors Prof. E. Slamovich.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
Elena Cox, Ph. D., Curriculum & Instruction, Texas A&M University, Commerce The 7 th Annual Texas STEM Conference Dallas February 6, 2014.
EE198B Senior Project class Fall 2001 San Jose State University.
By Brandan Shelley.  With photolithography you start with a silicon disk. The silicon disk or wafer is first cleaned of any particles or imperfections.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
McGill Nanotools Microfabrication Processes
L OUISIANA T ECH U NIVERSITY FRESHMAN ENGINEERING PROGRAM RESISTANCE TEMPERATURE DETECTOR (RTD) PROJECT Dr. Hisham E. Hegab College of Engineering & Science.
Micro-fabrication.
Fabrication of Active Matrix (STEM) Detectors
Device Design: Stage 2 (Modified Microchannel Design) Device Objective –To test the viability of a two-level passive micro-fluidic device Modifications.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Amorphous Silicon TFT LCD Displays Jonathan Brownstein EECS 277A.
BioMEMS Device Fabrication Procedure Theresa Valentine 8/19/03.
Introduction to Prototyping Using PolyMUMPs
Introduction to Wafer fabrication Process
Top Down Manufacturing
Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Microprocessor Production: The Use of a Plasma Barrel Etcher to Make Microchips Mentor: Erik Muehlenkamp Advisor: Dr. Chih-Hung Chang Done by Sarah Bronner.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
Process Sequence: Pressure-Actuated Valve ENMA490 October 14, 2003.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
Pressure Sensor Lecture
Roughness and Electrical Resistivity of Thin Films Spencer Twining, Marion Titze, Ozgur Yavuzcetin University of Wisconsin – Whitewater, Department of.
NIU’s ion beam deposition system for boron deposition on a CCD Donna 9May2013.
Wisconsin Center for Applied Microelectronics
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Photolithography PEOPLE Program.
EE 3311/7312 MOSFET Fabrication
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Manufacturing Process I
Etching of patterned SiO2 film by diluted HF
Chapter 1 & Chapter 3.
MEMS, Fabrication Cody Laudenbach.
NanoFab Simulator Update
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Digital Integrated Circuits A Design Perspective
Etch Dry and Wet Etches.
Etch Dry Etch.
Add nitride Silicon Substrate.
Manufacturing Process I
Chapter 1.
Metamaterials Fabrication
NanoFab Trainer Update
Manufacturing Process I
Photolithography.
Presentation transcript:

Selective Etching Using Argon Plasma By: C. Joseph Lust Advisor: Prof. Kvam

Overview Objectives Approach Equipment Used Problems Findings

Introduction To selectively etch silicon nitride and aluminum deposited on a silicon substrate. Silicon Silicon Nitide Aluminum

Approach Cut samples to a size of about 0.75cm by 0.75 cm. Clean samples using acetone and methanol Use spinner at 4000 rpm to apply AZ 1518 photoresist Bake at 90 0 C for 10 minutes

Approach Place mask on sample and expose to UV light for one minute at a height of four inches Place in AZ developer for approximately 10 to 15 seconds then rinse in DI water Bake at 90 0 C for 10 minutes Use Carbon tape to attach samples to blank sputter ring

Approach Etch in sputterer using Argon Plasma for desired time Take off Photoresist using Acetone Used profilometer to measure height difference

Sputtering Used times of 10 minutes, 20 minutes, 30 minutes, 40 minutes, and 50, minutes, and 60 minutes Kept pressure at around 80 millitorrs Kept current at around 15 milliamps

Photoresist The photoresist used was AZ 1518 which is made by Clariant. AZ 1518 is a positive photoresist. When it is exposed to UV light that part can be removed by using AZ developer.

Positive Resist Sample to be etched Resist

Equipment Used Headway Reasearch, Inc Spinner Blak-Ray Longwave ultraviolet lamp Anatech LTD Hummer 6.2 sputtering system Tencor instruments Alpha-step 200 profilometer

Problems Getting Photoresist on samples took a couple of attempts to get right o First batch resist just washed away o Mask wasn’t close enough or no prebake o Second batch resist wouldn’t come off o Developer was too diluted

Mask

Before Etching

After Etching for 60 minutes

Findings When using the profilometer, the sections that were covered by resist were left unharmed. The results were comparable to a sample that had not been used at all.

Findings On the sections of Silicon Nitride and Aluminum that were exposed, the results were not as expected. While it was being etched the plasma caused the material to rise up. This caused a peaks to form when the profilometer was used.

Findings These peaks were usually between 1 to 3 microns higher then the unetched section. When comparing the different runs there was no pattern between height of the peaks and run time.

Profilometer graph for SiN

Profilometer graph for Al

Future Work Try using different pressure and current for the plasma. Try using a wet etch to selectively etch the materials.

Acknowledgements Prof. Kvam Mark McCormick Patty Metcalf Purdue University