Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:

Slides:



Advertisements
Similar presentations
Digital Video Recorder Eric Bowden, Matt Ricks, Irene Thompson.
Advertisements

System Integration and Performance
Pro Tools 7 Session Secrets Chapter 6: After the Bounce or Life Outside of Pro Tools Life Outside of Pro Tools.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
PROGRAMMABLE PERIPHERAL INTERFACE -8255
LOGO Lab Supervisor – Dr. WH Lau EE3271 Design Laboratory.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
Status – Week 257 Victor Moya. Summary GPU interface. GPU interface. GPU state. GPU state. API/Driver State. API/Driver State. Driver/CPU Proxy. Driver/CPU.
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
Proxy Cache Engine Performed by:Artyom Borzin Stas Lapchev Stas Lapchev Instructor: Hen Broodney In cooperation with Magnifier Ltd. הטכניון - מכון טכנולוגי.
PDACS Michelle Berger John Curtin Trey Griffin Aaron King Michael Nordfelt Jeffrey Whitted.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
1 PC Audio 2 Sound Card  An expansion board that enables a computer to receive, manipulate and output sounds.
Group 4 Craig Bellamy Jeremy Ruple Frank Swehosky Ryan VanAlstine.
Digital Voice Communication Link EE 413 – TEAM 2 April 21 st, 2005.
Performed by: Dmitry Sezganov Vitaly Spector Instructor: Stas Lapchev Artyom Borzin Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital.
Digital Video Recorder Eric Bowden, Matt Ricks, Irene Thompson.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Mid-Semester Presentation Spring 2005 Network Sniffer.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
ATSC Digital Television
Project by : Sokolik Dmitry Instructor : Boaz Mizrahi digital lab.
Parallel Video Compression System For Satellites Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin In Cooperation.
Digital Video Recorder Update Eric Bowden, Matt Ricks, Irene Thompson.
The Technion Israeli Institute of Technology Intel Inc. A cooperation of:
Performed by: Borzin Artyom Lapchev Stas Instructor: Brodny Hen Cooperated with: Magnifire Ltd. המעבדה למערכות ספרתיות מהירות High speed digital systems.
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
SET TOP BOX What is set-top box ? An interactive device which integrates the video and audio decoding capabilities of television with a multimedia application.
Midterm Presentation Project Name: Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor:
Viterbi Decoder Project Alon weinberg, Dan Elran Supervisors: Emilia Burlak, Elisha Ulmer.
EMBEDDED WEB SERVER. CONTENT: 1.ABSTRACT 2.INTRODUCTION TO EMBEDDED SYSTEMS 3.INTRODUCTION TO EMBEDDED WEB SERVER 4.BLOCK DIAGRAM 5.POER SUPPLY 6.COMPONENT.
USB host for web camera connection
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Input/OUTPUT [I/O Module structure].
Audio Compression Usha Sree CMSC 691M 10/12/04. Motivation Efficient Storage Streaming Interactive Multimedia Applications.
Upgrade to Real Time Linux Target: A MATLAB-Based Graphical Control Environment Thesis Defense by Hai Xu CLEMSON U N I V E R S I T Y Department of Electrical.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.
Digital Transmission Outlines:- Multiplexing FDM TDM WDM
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
8. 1 MPEG MPEG is Moving Picture Experts Group On 1992 MPEG-1 was the standard, but was replaced only a year after by MPEG-2. Nowadays, MPEG-2 is gradually.
MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
Digital Cable Tuner[Model :TDMK-G5XXD] User’s Manual (TUA TDA10021H) May 2004 Evaluation kit TDMK-G5XXD.
240-Current Research Easily Extensible Systems, Octave, Input Formats, SOA.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
INTRODUCTION.  Upon completing this topic, you should be able to: Illustrate a basic elements of digital computer system and their functions, Depicts.
Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter/Spring.
P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.
1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,
Activity 1 Review the work from last lesson so that you can explain the following: -What is the purpose of a CPU. -What steps does the CPU take to process.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
The World Leader in High Performance Signal Processing Solutions SD/SDIO Introduction Cliff Cai.
Vanderbilt University Toshiba IR Test Apparatus Project Final Design Review Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.
CONTENTS Objective Software &Hardware requirements Block diagram Mems technology Implementation Applications &Advantages Future scope Conclusion References.
ARM and GPS Based Transformer monitoring system with area Identification Student Name USN NO Guide Name H.O.D Name Name Of The College & Dept.
23 April, 2008Gabriele Giovanetti – INFN - LNS1 New electronics architecture in NEMO – phase 2. Gabriele Giovanetti – INFN – LNS NEMO Phase 1: 4 floor.
OrthoData RFID Reader Development Capstone Project Proposal Dr. Naber Confidential1.
Lab 4 HW/SW Compression and Decompression of Captured Image
ECE 352 Digital System Fundamentals
Test Data Compression for Scan-Based Testing
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Course Code 114 Introduction to Computer Science
Embedded Sound Processing : Implementing the Echo Effect
Presentation transcript:

Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:

Abstract Through past years a lot of video compression algorithms have been developed. There is a great need for converting between different video protocols. Many partial solutions (encoders/decoders) are proposed by leading companies in the field of Video Compression Technologies, living on user the annoying integration issues. Our goal is to develop a general approach to integration of such conversion systems.

Project Requirements A prototype system will be implemented demonstrating conversion between MPEG-2 and MPEG-4/JPEG2000 compression formats. A system should define a clear interface between too conversion modules and a logic unit in order to ensure easy integration of other encoders/decoders for new similar systems.

Project Requirements A compressed data streams may be sent to different devices: Appropriate API for system control should be implemented. Some GUI application will be supplied.

MPEG2:  MPEG2 compresses analog video up to 10 times almost without quality loss.  Thus it is widely used to store high quality video. MPEG4 / JPEG2000:  MPEG4/JPEG2000 capable of compressing video at very high ratio with minimal quality loss.  Thus are essential for broadcast in limited Band Width systems such as Internet and cable TV. Why MPEG2=>MPEG4/JPEG2000?

Facts and Conclusions An average movie in MPEG2 format is ~5Gb – big bandwidth is needed. Various source and destination locations are possible. The system is implemented as a PCI board, accommodating decoder and encoder modules (ASIC, DSP) with memory buffer between them. According to specified source path, data stream is transferred to decoder inputs. Then raw video data is processed by video encoder. Finally, ready encoded video stream is copied to specified destination location.

Facts and Conclusions Large stream size causes some performance limitations upon 33MHz 32bit PCI Bus. Lets take DMA data transfer rate of 11Mb/sec. Bi-directional transfers on PCI can take ~10 minutes. Decompressed video bit-stream is 6-10 times bigger then original MPEG2.

Facts and Conclusions The Local Bus have to be fast enough. After simple calculations we get the following: With frequency of PCI (33MHz) - minimal data path width is 24 bits. With data path width of 8 bits – we need bus at least with 100Mhz frequency.

Block Diagram Decoder D/A Vaddis4PC PCI Bus Encoder PCI Bridge

Vaddis4PC Block Diagram

System Description The MPEG-2 data is transferred through PCI bus to the PCI Bridge on the board. Then, it is directed to decoder module. The decoder’s output stream is sent to Video Encoder. Its output can be connected to some monitor for debugging purposes. A MPEG-4 encoder will receive digital output, extracted by decoder chip. One of the possible options is integrating an MPEG-4 encoder that will sample a raw video signal.

System Description

Current Status & Goals There are several problems implementing system from the scratch – can take undefined time. The Vaddis4PC by Zoran can give us a part of the system – something that is already implemented and works (?). The Vaddis4PC board is a real-time system => the system we build for now won’t be faster than real-time processing.

Current Status & Goals What we are going to do for now: Learning the Vaddis4PC board. Check for drivers compatibility. Writing User Interface for interacting the board. At the same time, searching for appropriate MPEG-4 available HW. Later, it will be integrated to already debugged MPEG2 decoding system.