Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Advertisements

Programmable Logic Controllers.

CDA 3100 Recitation Week 11.

HDL Programming Fundamentals

//HDL Example 4-10 // //Gate-level description of circuit of Fig. 4-2 module analysis (A,B,C,F1,F2); input.

The Verilog Hardware Description Language

CPEN Digital System Design

Verilog Intro: Part 1.

Output is G1 BCG Truth Table for ‘B OR C’ Input is B, C.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part3: Verilog – Part 1.

//HDL Example 5-1 // //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

1 Pertemuan 9 Verilog HDL Matakuliah: H0362/Very Large Scale Integrated Circuits Tahun: 2005 Versi: versi/01.

EE 4271 VLSI Design, Fall 2011 CMOS Combinational Gate.

The Design Process CPSC 321 Computer Architecture Andreas Klappenecker.

Lecture #24 Gates to circuits

Physical States for Bits. Black Box Representations.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

CS 140L Lecture 1 Professor CK Cheng 3/31/02. CMOS Logic (3.2 – 3.6) Complementary Metal-Oxide Semiconductor.

Logic Design Review – 1 Basic Gates Lecture L14.1 Verilog.

ECEN ECEN475 Introduction to VLSI System Design Verilog HDL.

10/25/2004EE 42 fall 2004 lecture 231 Lecture #23 Synthesis Next week: Converting gates into circuits.

Digital CMOS Logic Circuits

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.

10-7 Metal-Oxide Semiconductor （ MOS ）  Field-Effect Transistor （ FET ） Unipolar transistor Depend on the flow of only one type of carrier JFET, MOS 

S. RossEECS 40 Spring 2003 Lecture 24 Today we will Review charging of output capacitance (origin of gate delay) Calculate output capacitance Discuss fan-out.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

CMOS Invertors Lecture #3. Step 1: Select Foundary.

Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010.

ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)

Chapter 10 Digital Integrated Circuits

EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009

1 2-Hardware Design Basics of Embedded Processors.

LOGIC GATES Logic generally has only 2 states, ON or OFF, represented by 1 or 0. Logic gates react to inputs in certain ways. Symbol for AND gate INPUT.

CORRECTION Last session, I have made a mistake about two digital coding methods. I explained Hamming code as Grey code mistakenly. Here is correct explanation.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

Physical States for Bits. Black Box Representations.

3. Logic Gate 3.1 Introduction static, fully complementary CMOS psudo-nMOS, domino logic 3.2 Combinational Logic Functions combinational logic ---- specification.

Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.

ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia Tech.

Ｅｘｅｒｃｉｓｅ TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

 Seattle Pacific University EE Logic System DesignNMOS-CMOS-1 Voltage-controlled Switches In order to build circuits that implement logic, we need.

Switch Level Modeling Part II 26 September Contents 1.Clarifications: a)nMOS and pMOS instantiations b)Testbenches for NOR gate example c)Use of.

Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.

1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]

1 2-Hardware Design Basics of Embedded Processors.

 A test bench is an HDL program used for applying stimulus to an HDL design in order to test it and observe its response during simulation.  In addition.

Solid-State Devices & Circuits

Module 7.  In Module 3 we have learned about NAND gate – it is a combination of AND operation followed by NOT operation  Symbol A. B = Y  Logic Gate.

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

Dual Sparkle Circuit Green connections are wires – they can be any colour. Make sure all + and - connections match up. Make sure the larger battery terminal.

Figure 2.1. A binary switch. x1=x0= (a) Two states of a switch S x (b) Symbol for a switch.

1 ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.

Verilog Intro: Part 1. Hardware Description Languages A Hardware Description Language (HDL) is a language used to describe a digital system, for example,

Digital logic representation In digital logic system,events are described as either 0 or 1 Two logic states 1= logic High 0 = logic Low.

Verilog Introduction Fall

Lab02 :Logic Gate Fundamentals:

Basic Logic Gates and Truth Tables

مدار منطقی به نام یگانه مهندس هستی مهدی قدیری

Hasibul Hasan Ankit Baingane Edward Hanson

Today You are Learning simple logic diagrams using the operations AND, OR and NOT truth tables combining Boolean operators using AND, OR and NOT.

Digital Logic Experiment

DIGITAL ELECTRONICS AND LOGIC GATES. ANALOG SIGNAL:- Analog signal is continuous time varying current or voltage signal.

Presentation transcript:

//HDL Example 10-1 // //CMOS inverter Fig (a) module inverter (Y,A); input A; output Y; supply1 PWR; supply0 GRD; pmos (Y,PWR,A); //(Drain,source,gate) nmos (Y,GRD,A); //(Drain,source,gate) endmodule

//HDL Example 10-2 // //CMOS 2-input NAND Fig (b) module NAND2 (Y,A,B); input A,B; output Y; supply1 PWR; supply0 GRD; wire W1; //terminal between two nmos pmos (Y,PWR,A); //source connected to Vdd pmos (Y,PWR,B); // parallel connection nmos (Y,W1,A); // serial connction nmos (W1,GRD,B); // source connected to ground endmodule

//HDL Example 10-3 // //XOR with CMOS switchs Fig module SXOR (A,B,Y); input A,B; output Y; wire Anot, Bnot; //instantiate inverter inverter v1 (Anot,A); inverter v2 (Bnot,B); //instantiate cmos switch cmos (Y,B,Anot,A); //(output,input,ncontrol,pcontrol) cmos (Y,Bnot,A,Anot); endmodule //CMOS inverter Fig (a) module inverter (Y,A); input A; output Y; supply1 PWR; supply0 GRD; pmos (Y,PWR,A); //(Drain,source,gate) nmos (Y,GRD,A); //(Drain,source,gate) endmodule //Stimulus to test SXOR module test_SXOR; reg A,B; wire Y; //Instantiate SXOR SXOR X1 (A,B,Y); //Apply truth table initial begin A=1'b0; B=1'b0; #5 A=1'b0; B=1'b1; #5 A=1'b1; B=1'b0; #5 A=1'b1; B=1'b1; end //display results initial $monitor ("A =%b B= %b Y =%b",A,B,Y); endmodule