Examples Simplify: ab’c + abc + a’bc Show that X + X’Y = X + Y

Slides:



Advertisements
Similar presentations
ECE 238L Computer Logic Design Spring 2010
Advertisements

Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
CS2100 Computer Organisation K-maps: Finding PIs and EPIs (AY2014/5) Semester 2.
ECE 331 – Digital System Design
Karnaugh Maps Discussion D3.1. Karnaugh Maps Minterm X Y F m m m m X Y F(X,Y) = m0 + m2 + m3 =  (0,2,3) = X + Y'
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR
CS 140 Lecture 4 Professor CK Cheng Tuesday 5/08/02.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Give qualifications of instructors: DAP
CS 140 Lecture 4 Combinational Logic: K-Map Professor CK Cheng CSE Dept. UC San Diego 1.
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
Computer Engineering (Logic Circuits) (Karnaugh Map)
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
PMOS & nMOS pMOS is open when input is high. nMOS is closed when input is high. Always pMOS at top (high) and nMOS at botom (ground) implement F in pMOS.
Simplifying Boolean Expressions Using K-Map Method
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
CT455: Computer Organization K-Map
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 The Karnaugh Map. These K-maps are described by the location. Next, each square will be 1 or 0 depending on the value of the function. ABfm.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
The covering procedure. Remove rows with essential PI’s and any columns with x’s in those rows.
CS2100 Computer Organisation
CS1104: Computer Organisation comp. nus. edu
Examples. Examples (1/11)  Example #1: f(A,B,C,D) =  m(2,3,4,5,7,8,10,13,15) Fill in the 1’s. 1 1 C A B CD AB D 1 1.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Chapter 3 The Karnaugh Map
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
CS1Q Computer Systems Lecture 7
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
ENG241 Digital Design Week #2 Combinational Logic Circuits.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CONSENSUS THEOREM Choopan Rattanapoka.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Lecture 4: Four Input K-Maps CSE 140: Components and Design Techniques for Digital Systems CK Cheng Dept. of Computer Science and Engineering University.
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
©2010 Cengage Learning SLIDES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
Chapter 3 The Karnough Map Minimum Forms of Switching Functions 1.Combine terms by using ( Adjacency) Do this repeatedly to eliminates as.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Organisation
CS 352 Introduction to Logic Design
CSCE 211: Digital Logic Design
Lecture 3 Algebraic Simplification
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Karnaugh Maps Introduction Venn Diagrams 2-variable K-maps
Chapter 3 Gate-level Minimization.
CSCE 211: Digital Logic Design
COE 202: Digital Logic Design Combinational Logic Part 3
Minimization of Switching Functions
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
CSCE 211: Digital Logic Design
Presentation transcript:

Examples Simplify: ab’c + abc + a’bc Show that X + X’Y = X + Y = ab’c + abc + abc + a’bc = ac + bc Show that X + X’Y = X + Y X + X’Y = X(1 + Y) + X’Y = X + XY + X’Y = X + Y

Examples (cont’d) Simplify:WX + XY + X’Z’ + WY’Z’ = WX + XY + X’Z’ + WY’Z’X + WY’Z’X’ = WX(1 + Y’Z’) + XY + X’Z’(1 + WY’) = WX + XY + X’Z’

Examples (cont’d) Prove the consensus theorem, which says: Solution: XY + X’Z + YZ = XY + X’Z Solution: XY + X’Z + YZ = XY + X’Z + (X + X’)YZ = XY + X’Z + XYZ + X’YZ = XY + XYZ + X’Z + X’ZY = XY(1 + Z) + X’Z(1 + Y) = XY + X’Z

Examples (cont’d) Simplify: d(a+bc) + a’(b’ + c’)(d + e’) + e’(a + bc) = (a + bc)(d + e’) + a’(b’ + c’)(d + e’) = (d + e’)(a + bc) + (a + bc)’(d + e’) = d + e’

Implicants An on-set member of any combinable group basically a product term e.g. A’BC,A,BC Prime Implicant: cannot combine with other to eliminate a literal Each corresponds to Prod term in min S-o-P Essential Prime Implicant: If it is the only PI covering a particular minterm

Example of Implicants Implicants Six Prime Implicants: A’B’D, BC’, AC, A’C’D, AB, B’CD Essential PI: AC,BC’ F=A’B’D+BC’+AC

Karnaugh Maps What was the idea in doing simplication? Well, one of the ideas was to try to apply the unification theorem (AB + AB’ = A). What we’re looking for then are terms that differ only in one variable. This can be difficult to do when there are many terms and many variables. Let’s try to see if we there is a graphical method that makes it easier.

Cube Representation. Let’s draw a cube. Each vertex is a possible term, AND two adjacent vertices only differ in one variable. Now, draw a dot for each term from our boolean expression, and group dots that are connected. An edge that connects two dots means that we can apply the unification theorem to merge those two terms. The variable that differs is dropped. By applying the unification theorem twice, we can merge 4 vertices that are fully connected. More generally, by applying the unification theorem 2n times, we can merge n vertices. A’BC ABC A’BC’ ABC’ B A’B’C C AB’C A’B’C’ A AB’C’ The above cube shows the expression A’BC + ABC’ + ABC + AB’C + AB’C’. It simplifies to: A + BC’

Karnaugh Maps (cont’d) Cut here and unwind the cube to get the bottom diagram A’BC ABC A’BC’ ABC’ B A’B’C C AB’C A’B’C’ A AB’C’ A’BC A’B’C AB’C ABC Note how, because we are now in 2d, the lines kinda wrap around. A’BC’ A’B’C’ AB’C’ ABC’

Karnaugh Maps (cont’d) A’BC A’B’C AB’C ABC A’BC’ A’B’C’ AB’C’ ABC’ A simpler drawing of this is given below. We call this kind of table a Karnaugh map.

K-map : SoP and PoS SoP: Minimized Exp PoS: Minimized PoS A’BC’D’+A’B’C’D+ABC’D+AB’C’D+A’B’CD+AB’CD Minimized Exp A’BC’D’+B’D+AC’D PoS: (A+B+C+D)(A’+B’+C+D)(A’+B+C+D) (A+B’+C+D’) …. Minimized PoS (B+D)(A’+D)(B’+C’)(A+B’+D’)

Detecting XOR on K-maps for 2 vars A xor B So, what we are looking for are diagonals

Detecting XOR on K-maps for 3 vars A xor B: Have alternate columns of 1’s A xor C: Have diagonal groups of 1’s

Detecting XOR on K-maps for 4 vars A xor B: Have alternate columns of 1’s A xor C: Have diagonal groups of 1’s