Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR.

Slides:

Advertisements

Similar presentations

Modern VLSI Design 3e: Chapter 3 Copyright 1998, 2002 Prentice Hall PTR Topics n Combinational logic functions. n Static complementary logic gate structures.

Advertisements

Topics Electrical properties of static combinational gates:

FPGA-Based System Design: Chapter 2 Copyright 2003 Prentice Hall PTR Gate Design n Static complementary logic gate structures. n Switch logic. n Other.

FPGA-Based System Design: Chapter 4 Copyright  2004 Prentice Hall PTR Topics n Logic synthesis. n Placement and routing.

Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.

Timing Optimization. Optimization of Timing Three phases 1globally restructure to reduce the maximum level or longest path Ex: a ripple carry adder ==>

Modern VLSI Design 3e: Chapter 10 Copyright  2002 Prentice Hall Adapted by Yunsi Fei ECE 300 Advanced VLSI Design Fall 2006 Lecture 24: CAD Systems &

Lecture 9: Combinational Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Combinational Circuits2 Outline  Bubble Pushing  Compound Gates.

ECE Synthesis & Verification - Lecture 8 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits Introduction.

Modern VLSI Design: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Combinational logic functions n Static complementary logic gate structures.

Modern VLSI Design 2e: Chapter 4 Copyright  1998 Prentice Hall PTR Topics n Switch networks. n Combinational testing.

Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n Sequential machine implementation: –clocking. n Sequential machine design.

Technology Mapping.

Dec. 6, 2005ELEC Glitch Power1 Low power design: Insert delays to eliminate glitches Yijing Chen Dec.6, 2005 Auburn university.

Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Shifters. n Adders and ALUs.

Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n Memory elements. n Basics of sequential machines.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.

Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n State assignment. n Power optimization of sequential machines. n Design validation.

King Fahd University of Petroleum and Minerals Computer Engineering Department COE 561 Digital Systems Design and Synthesis (Course Activity) Synthesis.

Topics Combinational logic functions.

Modern VLSI Design 2e: Chapter 4 Copyright  1998 Prentice Hall PTR Topics n Crosstalk. n Power optimization.

CMOS VLSI For Computer Engineering Lecture 4 – Logical Effort Prof. Luke Theogarajan parts adapted form Harris – and Rabaey-

FPGA Technology Mapping. 2 Technology mapping:  Implements the optimized nodes of the Boolean network to the target device library.  For FPGA, library.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 3 ASIC.

1 VLSI CAD Flow: Logic Synthesis, Lecture 13 by Ajay Joshi (Slides by S. Devadas)

Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Interconnect design. n Crosstalk. n Power optimization.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Circuit design for FPGAs: –Logic elements. –Interconnect.

Logic Synthesis for Low Power(CHAPTER 6) 6.1 Introduction 6.2 Power Estimation Techniques 6.3 Power Minimization Techniques 6.4 Summary.

Modern VLSI Design 3e: Chapter 5,6 Copyright  2002 Prentice Hall PTR Adapted by Yunsi Fei Topics n Sequential machine (§5.2, §5.3) n FSM construction.

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.

FPGA-Based System Design: Chapter 2 Copyright  2003 Prentice Hall PTR Topics n Combinational logic functions. n Static complementary logic gate structures.

Modern VLSI Design 3e: Chapter 3Partly from 2002 Prentice Hall PTR week9-1 Lectures 21, 22 FPGA and Top-Down Design Flow Mar. 3 and 5, 2003.

Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Modern VLSI Design 2e: Chapter 7 Copyright  1998 Prentice Hall PTR Topics n Block placement. n Global routing. n Switchbox routing.

King Fahd University of Petroleum and Minerals Computer Engineering Department COE 561 Digital Systems Design and Synthesis (Course Activity) Synthesis.

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Combinational network delay. n Logic optimization.

Notices You have 18 more days to complete your final project!

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Pseudo-nMOS gates. n DCVS gates. n Domino gates.

Modern VLSI Design 3e: Chapter 3Partly from 2002 Prentice Hall PTR week5-1 Lecture 14 CMOS Logic Gates Feb. 5, 2003.

Modern VLSI Design 3e: Chapters 3 & 8Partly from 2002 Prentice Hall PTR week6-1 Lectures 16 Transfer Characteristics (Delay and Power) Feb. 10, 2003.

FPGA-Based System Design Copyright  2004 Prentice Hall PTR Logic Design Process n Functional/ Non-functional requirements n Mapping into an FPGA n Hardware.

مرتضي صاحب الزماني 1 Synthesis. مرتضي صاحب الزماني 2 Synthesis What is Synthesis? RTL-style Combinatorial Logic Sequential Logic Finite State Machines.

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Interconnect design. n Crosstalk. n Power optimization.

Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Pseudo-nMOS gates. n DCVS logic. n Domino gates. n Design-for-yield. n Gates as IP.

4. Combinational Logic Networks Layout Design Methods 4. 2

Modern VLSI Design 3e: Chapter 10 Copyright  1998, 2002 Prentice Hall PTR Topics n CAD systems. n Simulation. n Placement and routing. n Layout analysis.

Topics Design methodologies. Kitchen timer example.

VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.

Topics Combinational network delay.

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.

Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.

Technology Mapping. 2 Technology mapping is the phase of logic synthesis when gates are selected from a technology library to implement the circuit. Technology.

Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Multi-Level Logic Synthesis.

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Combinational network delay. n Logic optimization.

FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Low power design. n Pipelining.

Chapter 4: Secs ; Chapter 5: pp

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect.

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Transistor sizing: –Spice analysis. –Logical effort.

1 Timing Closure and the constant delay paradigm Problem: (timing closure problem) It has been difficult to get a circuit that meets delay requirements.

COE 360 Principles of VLSI Design Delay. 2 Definitions.

Topics Logic synthesis. Placement and routing..

Timing Optimization.

Presentation transcript:

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Fanout n Fanout adds capacitance. source sink

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Ways to drive large fanout n Increase sizes of driver transistors. Must take into account rules for driving large loads. n Add intermediate buffers. This may require/allow restructuring of the logic.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Buffers

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Wire capacitance n Use layers with lower capacitance. n Redesign layout to reduce length of wires with excessive delay.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Placement and wire capacitance unbalanced load more balanced dvr g1 g2 g3 g4 dvr g1 g2 g3 g4

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Path delay n Combinational network delay is measured over paths through network. n Can trace a causality chain from inputs to worst-case output.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Critical path n Critical path = path which creates longest delay. n Can trace transitions which cause delays that are elements of the critical delay path.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Delay model n Nodes represent gates. n Assign delays to edges - signal may have different delay to different sinks. n Lump gate and wire delay into a single value.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Critical path through delay graph

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Reducing critical path length n To reduce circuit delay, must speed up the critical patheducing delay off the path doesn’t help. n There may be more than one path of the same delay. Must speed up all equivalent paths to speed up circuit. n Must speed up cutset through critical path.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Transistor sizing n Effective resistance depends on transistor W/L - less delay means wider transistors. n For equal pullup and pulldown times, W/L of pullup and pulldown obey Kp/Kn.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Logic transformations n Can rewrite by using subexpressions. n Flattening logic increases gate fanin. n Logic rewrites may affect gate placement.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR False paths n Logic gates are not simple nodes - some input changes don’t cause output changes. n A false path is a path which cannot be exercised due to Boolean gate conditions. n False paths cause pessimistic delay estimates.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR False path example

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Logic optimization n Logic synthesis programs transform Boolean expressions into logic gate networks in a particular library. n Optimization goals: minimize area, meet delay constraint.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Technology-independent optimizations n Works on Boolean expression equivalent. n Estimates size based on number of literals. n Uses factorization, resubstitution, minimization, etc. to optimize logic. n Technology-independent phase uses simple delay models.

Modern VLSI Design 2e: Chapter4 Copyright  1998 Prentice Hall PTR Technology-dependent optimizations n Maps Boolean expressions into a particular cell library. n Mapping may take into account area, delay. n May perform some optimizations on addition to simple mapping. n Allows more accurate delay models.