4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White.

Slides:

Advertisements

Similar presentations

VLSI Testing Jean-François Boland Design error and fault simulation.

Advertisements

Logic Circuits Design presented by Amr Al-Awamry

CPEN Digital System Design

VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.

4/28/05Ray: ELEC Fault Diagnosis Using Fault Dictionaries and Probability Adam Ray April 28, 2005.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.

Copyright 2001, Agrawal & BushnellLecture 3b: Testability Analysis1 VLSI Testing Lecture 3b: Testability Analysis n Definition n Controllability and observability.

SENIOR PROJECT By: Ricardo V. Gonzalez Advisor: V. Prasad.

4/20/2006 ELEC7250 Project: Grimes 1 Logic Simulator for Hierarchical Bench Hillary Grimes III – Term Project ELEC 7250 – Spring 2006.

Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.

Parallel Pattern Single Fault Propagation for Combinational Circuits VLSI Testing (ELEC 7250) Submitted by Blessil George, Jyothi Chimakurthy and Malinky.

Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.

Spring 08, Apr 1 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Testability Measures Vishwani D. Agrawal James.

4/26/05Han: ELEC72501 Department of Electrical and Computer Engineering Auburn University, AL K.Han Development of Parallel Distributed Computing System.

4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.

4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.

ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.

VLSI Testing Term Project Presentation Daniel Milton.

Feb 2, '06, updated Mar 23, '06ELEC Project, Presentation, Paper 1 ELEC VLSI Testing Spring 2006 Class Project Class Presentation Term.

Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.

ELEC7250: VLSI Testing Spring 2004 Experimental Analysis of Fault Collapsing Methods Dixit, Ayoush M.

04/25/2006 ELEC 7250 Final Project: Jie Qin 1 Logic Simulator for Combinational Circuit Jie Qin Dept. of Electrical and Computer Engineering Auburn University,

Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.

Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’

Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.

Unit II Test Generation

TOPIC : Types of fault simulation

MBSat Satisfiability Program and Heuristics Brief Overview VLSI Testing B Marc Boulé April 2001 McGill University Electrical and Computer Engineering.

Very Large Scale Integrated chips (VLSI) The complexity of the digital computation chips is increasing in line with Moore’s law.The complexity of the digital.

What is an And Gate? It is a digital circuit that produce logical operations The logical operations are call Boolean logical Boolean operation consist.

Gates and Logic Dr John Cowell phones off (please)

Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.

Dominance Fault Collapsing 1 VLSI TESTING PROJECT Dominance Fault Collapsing Anandshankar Mudlapur Arun Balaji Kannan Muthu Balaji Ramkumar Muthu Balan.

EE3A1 Computer Hardware and Digital Design Worked Examples 3 Test and testability (1)

A New ATPG Algorithm for 21 st Century: The wojoRithm John Sunwoo Electrical & Computer Engineering Auburn University, AL.

Unit1: Modeling & Simulation Module5: Logic Simulation Topic: Unknown Logic Value.

Introduction ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.

TOPIC : Types of Simulation UNIT 1 : Modeling Module 1.5 Simulation.

Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B

Technical University Tallinn, ESTONIA Overview: Fault Simulation Overview about methods Low (gate) level methods Parallel fault simulation Deductive fault.

Combinational Logic Design

Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

VLSI Testing Lecture 5: Logic Simulation

VLSI Testing Lecture 5: Logic Simulation

VLSI Testing Lecture 4: Testability Analysis

Vishwani D. Agrawal Department of ECE, Auburn University

VLSI Testing Lecture 6: Fault Simulation

Lecture 7 Fault Simulation

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

VLSI Testing Lecture 6: Fault Simulation

VLSI Testing Lecture 7: Combinational ATPG

Agenda – 2/12/18 Questions? Readings: CSI 4, P

3.4 Computer systems Boolean logic Lesson 2.

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

JC Technology Logic Gates.

ELEC-7250 VLSI Testing Scan Design Implementation on ISCAS ’89 Benchmark Circuits – s1423 and s1512 Completed by: Jonathan Harris.

Chapter 3 – Combinational Logic Design

A New ATPG Algorithm for 21st Century: The wojoRithm

Garimella Srinivas Gottiparthy Ramraj Vippa Prakash

VLSI Testing Lecture 7: Combinational ATPG

Veeraraghavan Ramamurthy

Combinational Circuits

Chapter 4 Gates and Circuits.

VLSI Testing Lecture 4: Testability Analysis

Presentation transcript:

4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White

4/27/2006 ELEC7250: White 2 Overview Problem Description PlanResultsDemonstration

4/27/2006 ELEC7250: White 3 Plan Compiler –Hierarchical bench formats are flattened Logic Simulator –Used simulation table and test vectors –Two states (1,0)

4/27/2006 ELEC7250: White 4 Plan Algorithm –Input vector is propogated through to the output –Traverse through the gates in levels

4/27/2006 ELEC7250: White 5 Results

4/27/2006 ELEC7250: White 6 Results

4/27/2006 ELEC7250: White 7 Plan Due to long logic simulations –Parallelize the problem Parallel Approach –Same algorithm as the sequential approach –Main node broadcasts the simulation table to all other nodes –Main node reads in test vector file and evenly distributes vectors to all other nodes –Each node computes vector values and reports the results to the main node

4/27/2006 ELEC7250: White 8 Results

4/27/2006 ELEC7250: White 9 Fault Diagnosis Find faulty vector Find faulty outputs Algorithm complexity

4/27/2006 ELEC7250: White 10 Demonstration C17 Circuit

4/27/2006 ELEC7250: White 11 Conclusion Questions/Comments?