Communication IC & Signal Processing Lab. Chih-Peng Fan1 PostSim CoreGenerator IP in ISE 5.1i with Verilog HDL.

Slides:

Advertisements

Similar presentations

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

Advertisements

Hub The Only Co-Simulation Tool of Its Kind on the Market The Only Co-Simulation Tool of Its Kind on the Market.

Stimulus and Response. Simple Stimulus Verifying the Output Self-Checking Testbenches Complex Stimulus Complex Response Predicting the Output.

Chapter 15:Introduction to Verilog Testbenches Objectives In this section,you will learn about designing a testbench: Creating clocks Including files Strategic.

Counters Discussion D8.3.

Verilog in transistor level using Microwind

CDA 3100 Recitation Week 11.

Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

//HDL Example 5-1 // //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

1 Verilog Digital Computer Logic Kashif Bashir WWW: http//:

Section B A Step-By-Step Description of the Synplicity Flow Andy Miller © Copyright 2000 Xilinx - All Rights Reserved.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.

ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.

Pulse-Width Modulated DAC

Select “Check Design Rules” and double click.. Screen after double clicking on “Check Design Rules”

How to use the VHDL and schematic design entry tools.

Communication IC & Signal Processing Lab. Chih-Peng Fan1 PreSim CoreGenerator IP in ISE 5.1i with Verilog HDL.

ECE 353 Computer Systems Lab I Verilog Hardware Description Language.

Verilog Lab This presentation includes some material that is selected from BUCKNELL VERILOG HANDBOOK. Instructor: Dr. Charles Liu Prepared by John Ren.

Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

Chapter 05 Tutorial Using Verilog

D Flip-Flops in Verilog Discussion 10.3 Example 27.

Guest Lecture by Ben Magstadt CprE 281: Digital Logic.

RTL Coding tips Lecture 7,8 Prepared by: Engr. Qazi Zia, Assistant Professor EED, COMSATS Attock.

Guest Lecture by Ben Magstadt CprE 281: Digital Logic.

© 2003 Xilinx, Inc. All Rights Reserved CORE Generator System.

Week Four Design & Simulation Example slides. Agenda Review the tiny example (Minako “logic”)from last week – look at the detailed static timing report.

Simulink ® Interface Course 13 Active-HDL Interfaces.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

Spring Introduction  Today’s tutorial focuses on introducing you to Xilinx ISE and Modelsim.  These tools are used for Verilog Coding Simulation.

© 2003 Xilinx, Inc. All Rights Reserved HDL Co-Simulation.

Department of Communication Engineering, NCTU 1 Unit 5 Programmable Logic and Storage Devices – RAMs and FPGAs.

Digital Systems Design Lab 1 TA : 曾興嘉

09/04/971 Xilinx Cadence Alliance Series Technology through Teamwork.

FPGA-Based System Design Copyright  2004 Prentice Hall PTR Logic Design Process n Functional/ Non-functional requirements n Mapping into an FPGA n Hardware.

Fall 08, Oct 31ELEC Lecture 8 (Updated) 1 Lecture 8: Design, Simulation Synthesis and Test Tools ELEC 2200: Digital Logic Circuits Nitin Yogi

Simulating a Verilog Description module bigtest;. calc1_top D1(out_data1, out_data2, out_data3, out_data4, out_resp1, out_resp2, out_resp3, out_resp4,

© 2003 Xilinx, Inc. All Rights Reserved System Simulation.

Anurag Dwivedi. Basic Block - Gates Gates -> Flip Flops.

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

© 2005 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU HDL Co-Simulation.

This material exempt per Department of Commerce license exception TSU System Simulation.

Quartus II Schematic Design Tutorial Xiangrong Ma

Using Simulator With Undertow Suite. Source environment variables For example, envsource has all the environment variables set up. You can change the.

Speaker: Tsung-Yi Wu FPGA Design Flow (Part 2) : Simulation.

Lab for Cell-Based IC Design

Micron Technology Clinic Tool Flow and Comparison of Micron Package Models Presenter: Michael Tomer Advisor: Dr. Ken Stevens.

CSE/CoE 535 : Attig 1 ModelSim Tutorial for CSE 535 Michael Attig

Introduction to Verilog. Data Types A wire specifies a combinational signal. – Think of it as an actual wire. A reg (register) holds a value. – A reg.

Introduction to Verilog Section Outline Set Up the Environment Your First Verilog File Set Up the Test Bench Running the Simulation.

CprE 281: Verilog Tutorial Ben Magstadt – Master’s Student Electrical Engineering.

1 VHDL & Verilog Simulator. Modelsim. 2 Change the directory to where your files exist (All of the files must be in a same folder). Modelsim.

© 2005 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU CORE Generator System.

Tutorial for Modelsim 1 Installation Download the Modelsim Student Edition: Follow the.

Import and Implement QuartusII Megawizard library to modelsim simulation.

The Whole Sort of General Mish Mash Frequently Asked Questions and Trip-ups About the CASPER Libraries and Toolflow Henry Chen, CASPER Workshop, August.

VLSI Synthesis and Simulation Tools Nitin Yogi 01/09/2009

Basic Logic Gates and Truth Tables

Test Fixture (Testbench)

UCSD ECE 111 Prof. Farinaz Koushanfar Fall 2017

THE ECE 554 XILINX DESIGN PROCESS

Today’s Lab Start working with Xilinx

Mr. Pradeep J NATIONAL INSTITUTE OF TECHNOLOGY,

THE ECE 554 XILINX DESIGN PROCESS

Presentation transcript:

Communication IC & Signal Processing Lab. Chih-Peng Fan1 PostSim CoreGenerator IP in ISE 5.1i with Verilog HDL

Communication IC & Signal Processing Lab. Chih-Peng Fan2 Step 1. Compile postsim libarary compxlib -s mti_pe -f all -l all -o c:\modeltech_5.6b\xilinx_libs

Chih-Peng Fan3 Step 2. Create postsim libarary Verilog lib

Communication IC & Signal Processing Lab. Chih-Peng Fan4 Step 3. Run Xilinx CORE Generator

Communication IC & Signal Processing Lab. Chih-Peng Fan5 Step 4. Choose Multiplier IP

Communication IC & Signal Processing Lab. Chih-Peng Fan6 Step 5. Create files from CORE Generator

Communication IC & Signal Processing Lab. Chih-Peng Fan7 Step 6. Prepare a top file for mult8x8.v (from CoreGen) module Top_mult8x8(a,b,o); input [7:0] a,b; output [15:0] o; // Begin Cut here for INSTANTIATION Template --- // INST_TAG mult8x8 ttt (.a(a),.b(b),.o(o)); // INST_TAG_END endmodule Top_mult8x8.v

Communication IC & Signal Processing Lab. Chih-Peng Fan8 Step 7. Run Synplify_Pro Synthesizer

Communication IC & Signal Processing Lab. Chih-Peng Fan9 Step 8. Add two files in the project

Communication IC & Signal Processing Lab. Chih-Peng Fan10 Step 9. Prepare two files for implement Generate from CoreGenGenerate from Synplify_Pro

Communication IC & Signal Processing Lab. Chih-Peng Fan11 Step 10. Run Xilinx ISE 5.1i with EDIF design flow

Communication IC & Signal Processing Lab. Chih-Peng Fan12 Step 11. Add *.edn and *.edf in the project

Communication IC & Signal Processing Lab. Chih-Peng Fan13 Step 12. Set the postsim generated files

Communication IC & Signal Processing Lab. Chih-Peng Fan14 Step 13. Generate postsim *.v and *.sdf

Communication IC & Signal Processing Lab. Chih-Peng Fan15 Step 14. Prepare files for post-simulation

Communication IC & Signal Processing Lab. Chih-Peng Fan16 Step 15. Run ModelSim, then change the directory

Communication IC & Signal Processing Lab. Chih-Peng Fan17 Step 16. Create a New library

Communication IC & Signal Processing Lab. Chih-Peng Fan18 Step 17. Run *.do batch file in command window

Communication IC & Signal Processing Lab. Chih-Peng Fan19 Step 18. Create a waveform window Mouse right click

Communication IC & Signal Processing Lab. Chih-Peng Fan20 Step 19. Run, then produce the waveform

Communication IC & Signal Processing Lab. Chih-Peng Fan21 Appendix glbl.v test_mult8x8.v timesim.v fpga1.f vlog -f fpga1.f vsim -L C:/Modeltech_5.7c/examples/Xilinx_libs/simprim_ver -L C:/Modeltech_5.7c/examples/Xilinx_libs/unisim_ver -L C:/Modeltech_5.7c/examples/Xilinx_libs/XilinxCoreLib_ver -sdftyp /mult2=c:/test-postsim/PS/timesim.sdf work.stimulus work.glbl fpga1.do You must modify the lib path You must modify the applied region name

Communication IC & Signal Processing Lab. Chih-Peng Fan22 test_mult8x8.v `timescale 1ns / 100ps module stimulus; reg[7:0] A,B; wire[15:0] PRODUCT; reg CLK; reg Reset; reg [15:0] D_PRODUCT; reg [7:0] IN_A [3:0]; reg [7:0] IN_B [3:0]; reg [1:0] index; // Top_mult8x8 mult2 (A,B,PRODUCT); // always #10 CLK=~CLK; initial begin Reset=1'b0; CLK=1'b0; #25 Reset=1'b1; end ………… ………….