Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

SPI Serial Peripheral Interface. SPI Serial Peripheral Interface is communication between two devices, one bit at a time sequential one bit at time over.
VirtexII 3000 FPGA Dynamic Burn-In Test For Military And Aerospace Applications Sponsored By NASA Electronic Parts and Packaging Program (NEPP) Electronic.
ESODAC Study for a new ESO Detector Array Controller.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
Power Distribution FPGADDR2 OEM Board Flash MEMSSDINSD3 Cameras Connector Board 1.2V1.8V5V3.3V 3.3V, 5V, 12V 15V3.3V9-36V.
Programmable logic and FPGA
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Silicon Programming--Altera Tools1 “Silicon Programming“ programmable logic Altera devices and the Altera tools major tasks in the silicon programming.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Laser Tracking System (LTS) Team Lazer: Son Nguyen Jassim Alshamali Aja ArmstrongMatt Aamold.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
A Flexible Architecture for Simulation and Testing (FAST) Multiprocessor Systems John D. Davis, Lance Hammond, Kunle Olukotun Computer Systems Lab Stanford.
MCU – Microcontroller Unit – 1 MCU  1 cip or VLSI core – application-specific.
Cumulative Design Review: Interactive Teaching Device April 8 th, 2005 Lance Haney Micah Nance Nathan Young.
Lab 2: Capturing and Displaying Digital Image
A. Homs, BLISS Day Out – 15 Jan 2007 CCD detectors: spying with the Espia D. Fernandez A. Homs M. Perez C. Guilloud M. Papillon V. Rey V. A. Sole.
Power Supply Controller Architecture
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
4.0 rtos implementation part II
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
Intelligent Autonomous Camera Module (IAKM). Goals Develop an intelligent camera unit with the following features: –Standalone; –Equipped with extraordinary.
1 Warsaw University of Technology Faculty of Electronics and Information Technology Institute of Electronic Systems HARDWARE SIMULATOR of the high-resolution.
Jeffrey Hepworth Erik Mauer Brendan Murphy David Rodriguez VEND Team VEND‘etta’
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
GBT K-band Focal Plane Array Monitor and Control Interface, Cryogenic LNA Bias System February 27, 2008.
Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, EVLA Monitor and Control Module Interface Board (MIB) Design.
Organization of a computer: The motherboard and its components.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
02/2008 MATRIX VISION GmbH 1 Presentation The intelligent camera and Image processing sensor.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Zach Molden Shamlan Al-Roomi NJ Purevsuren Raied Farash Aadiel Rizvi C ritical D esign R eview.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Single Board Controller Comments Roger Smith Caltech
Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.
Irradiation Test of the Omegapix2 Digital Tier May 18-22, 2015, CERN Olivier Le Dortz, LPNHE Paris Juin 2015.
Group 5 – Universal Exports Mike Klockow Dan Sparks Jon Hopp Ed Sheriff.
EUDRB: the data reduction board of the EUDET pixel telescope Lorenzo Chiarelli, Angelo Cotta Ramusino, Livio Piemontese, Davide Spazian Università & INFN.
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
AT91 Products Overview. 2 The Atmel AT91 Series of microcontrollers are based upon the powerful ARM7TDMI processor. Atmel has taken these cores, added.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 - Data Acquisition Status Report Daniel Haas DPNC Genève Extended SC Meeting 1 Sep 2008.
SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
Presented by Sadhish Prabhu
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
HIE REX / ISOLDE New Instrumentation electronics - Main functionalities - S.Burger BI-PM
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
Single Board Controller Comments Roger Smith Caltech
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
Abstract Hooked on Harmonix has been helping you play piano since The project takes input from a commercial MIDI keyboard and displays an image of.
Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.
TRANSMISSION LINE MULTIPLE FAULT DETECTION AND INDICATION TO EB
WATER LEVEL INDICATOR AND AUTOMATIC MOTOR SWITCHING SYSTEM
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
ARDUINO BASED AUTOMATIC TEMPERATURE BASED FAN SPEED CONTROLLER
SUBMITTED BY EDGEFX TEAM
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CoBo - Different Boundaries & Different Options of
SMART CARD ENABLED EMPLOYEE IDENTIFICATION FOR SECURITY PURPOSE
NI-sbRIO BASED PLATFORM FOR REAL TIME SPECTROSCOPY
Programmable logic and FPGA
Presentation transcript:

Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese Academy of Science June 17, 2005

SYTEM PERFORMANCE 1 Network based system. can be controlled remotely 2 Operate many kind CCD chips such as EEV, ATMEL, KODAK, SITE, FAIRCHILD, etc 3 Used the NIOS II family of embedded processors make the Camera has splendid features 4 Single chip FPGA Produces all of the signals and commands controlled by the master clock. 5 Logic and Analog circuits are synchronized completely and cuts off the noise dramatically.

Intelligent Control Using Nios II embedded processor for designers accustomed to using stand-alone microprocessors and microcontrollers 10M/100M EtherNet Based Image Acquisition All of the control command through EtherNet. Voltage monitoring 12 bits ADC to measure all voltages. Temperature monitoring Very easy to upgrades and expand any control command

System Performance MULTI-READ OUT MODES *Full Frame *Drift Scan by NEW IDEA *Frame Transfer *Binning *Windows

CCD Controller

Cryo Tiger Cooler

EMBEDDED PROCESSOR CONTROL

EMBEDDED PROCESSOR STRUCTURE

NIOS PERFORMANCE Nios Processor by Using Cyclone Device EP1C20FC400 device SRAM (1 Mbyte in two banks of 512 Kbytes, 16-bit wide) SDR SDRAM (16 Mbytes, 32-bit wide) Flash (8 Mbytes) EPCS4 Serial Configuration Device (4 Mbits) 10/100 Ethernet physical layer/media access control (PHY/MAC) Ethernet connector (RJ-45) Two serial connectors (RS-232 DB9 port)

ALTERA FPGA Cyclone family: Work clock rates 250Mhz EP1C20FC400 Logic Elements: 20,060 Total RAM Bits: 294,912 Maximum user I/O pins: 301 Power supply 1.5V and 3.3V Package: BGA 400

HARD WARE DESIGN

NIOS EMBEDDED PROCESSOR DESIGN

INSIDE STRUCTURE

CCD CONTROLLER OUTLINE

CCD CONTROLLER DURING TEST CCD CONTRLLER TEST

CryoTiger Cooler TEST

CCD Controller TEST DEWAR

ALL of PCBs USED IN CCD VME –Similar BUS

VME –Similar BUS Features Standard VME BackBoard Can not Meet Astronomical Controller Requirements 6 Layer PCB 10 Kinds Power Supply Pins with Large Current Line Separated Analog and Digital Ground plane Standard 96 Pin connector 6 Slots

NIOS INTERFACE BOARD

EMBEDDED PROCESSOR BOARD

NIOS PROCESSOR and INTERFACE BOARD

CCD ANALOG BOARD

CCD DRIVEN CLOCK BOARD

PRE-AMP BOARD

POWER SUPPLY BOARD

Control Software All Control Software written by Visual C++ Operate system is WIN XP or WIN2000

MAIN CONTROL PROGRAM

INITIAL and ETHERNET SETUP

DRIVEN CLK SOFT SETUP

BIAS SOFT SETUP

Multi- CCDs Controlled by One Host

Test Result Read out noise: 4ADU at 500K Speed Gain : 2.1 electrons/ADU Fill well : 270K electrons in MPP Linearity: Transfer Efficiency: (Horizontal) Power supply: VCC, +5VA, ± 12V, ± 15V, ±30V

THANK YOU