4/26/05Han: ELEC72501 Department of Electrical and Computer Engineering Auburn University, AL K.Han Development of Parallel Distributed Computing System.

Slides:

Advertisements

Similar presentations

Practical techniques & Examples

Advertisements

A NOVEL APPROACH TO SOLVING LARGE-SCALE LINEAR SYSTEMS Ken Habgood, Itamar Arel Department of Electrical Engineering & Computer Science GABRIEL CRAMER.

10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.

Master/Slave Architecture Pattern Source: Pattern-Oriented Software Architecture, Vol. 1, Buschmann, et al.

Parallel ISDS Chris Hans 29 November 2004.

Summary Background –Why do we need parallel processing? Applications Introduction in algorithms and applications –Methodology to develop efficient parallel.

Parallelized Evolution System Onur Soysal, Erkin Bahçeci Erol Şahin Dept. of Computer Engineering Middle East Technical University.

Study of a Paper about Genetic Algorithm For CS8995 Parallel Programming Yanhua Li.

CSCE 212 Quiz 4 – 2/16/11 *Assume computes take 1 clock cycle, loads and stores take 10 cycles and branches take 4 cycles and that they are running on.

4/27/2006 ELEC7250: White 1 ELEC7250 VLSI Testing: Final Project Andrew White.

1 Friday, November 17, 2006 “In the confrontation between the stream and the rock, the stream always wins, not through strength but by perseverance.” -H.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.

Architecture and Real Time Systems Lab University of Massachusetts, Amherst An Application Driven Reliability Measures and Evaluation Tool for Fault Tolerant.

ELEC 7250 – VLSI Testing (Spring 2005) Place and Time: Broun 235, Tuesday/Thursday, 11:00AM—12:15PM Catalog data: ELEC VLSI Testing (3) Lec. 3. Pr.,

Science Advisory Committee Meeting - 20 September 3, 2010 Stanford University 1 04_Parallel Processing Parallel Processing Majid AlMeshari John W. Conklin.

A Case Study of HPC Metrics Collection and Analysis Philip Johnson and Michael Paulding, University of Hawaii, Honolulu, Hawaii. Goals of the case study.

Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.

Architecture and Real Time Systems Lab University of Massachusetts, Amherst I Koren and C M Krishna Electrical and Computer Engineering University of Massachusetts.

Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.

A Grid-enabled Branch and Bound Algorithm for Solving Challenging Combinatorial Optimization Problems Authors: M. Mezmaz, N. Melab and E-G. Talbi Presented.

Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’

Chapter 2 Computer Clusters Lecture 2.1 Overview.

CS 221 – May 13 Review chapter 1 Lab – Show me your C programs – Black spaghetti – connect remaining machines – Be able to ping, ssh, and transfer files.

Exercise problems for students taking the Programming Parallel Computers course. Janusz Kowalik Piotr Arlukowicz Tadeusz Puzniakowski Informatics Institute.

Parallel Processing LAB NO 1.

Parallel Programming in C with MPI and OpenMP

Performance Evaluation of Hybrid MPI/OpenMP Implementation of a Lattice Boltzmann Application on Multicore Systems Department of Computer Science and Engineering,

Tools and Utilities for parallel and serial codes in ENEA-GRID environment CRESCO Project: Salvatore Raia SubProject I.2 C.R. ENEA-Portici. 11/12/2007.

“Study on Parallel SVM Based on MapReduce” Kuei-Ti Lu 03/12/2015.

A Metadata Based Approach For Supporting Subsetting Queries Over Parallel HDF5 Datasets Vignesh Santhanagopalan Graduate Student Department Of CSE.

Cluster-based SNP Calling on Large Scale Genome Sequencing Data Mucahid KutluGagan Agrawal Department of Computer Science and Engineering The Ohio State.

1 Parallel Sorting Algorithms. 2 Potential Speedup O(nlogn) optimal sequential sorting algorithm Best we can expect based upon a sequential sorting algorithm.

Chapter 3 Parallel Algorithm Design. Outline Task/channel model Task/channel model Algorithm design methodology Algorithm design methodology Case studies.

MapReduce M/R slides adapted from those of Jeff Dean’s.

Domain Decomposed Parallel Heat Distribution Problem in Two Dimensions Yana Kortsarts Jeff Rufinus Widener University Computer Science Department.

Comparison of Distributed Operating Systems. Systems Discussed ◦Plan 9 ◦AgentOS ◦Clouds ◦E1 ◦MOSIX.

1/30/2003 BARC1 Profile-Guided I/O Partitioning Yijian Wang David Kaeli Electrical and Computer Engineering Department Northeastern University {yiwang,

NIH Resource for Biomolecular Modeling and Bioinformatics Beckman Institute, UIUC NAMD Development Goals L.V. (Sanjay) Kale Professor.

Modern Information Retrieval Chapter 9: Parallel and Distributed IR Section 9.1: Introduction Section : MIMD Architectures Inverted Files November.

Computer Science and Engineering Parallelizing Defect Detection and Categorization Using FREERIDE Leonid Glimcher P. 1 ipdps’05 Scaling and Parallelizing.

Lecture 4 TTH 03:30AM-04:45PM Dr. Jianjun Hu CSCE569 Parallel Computing University of South Carolina Department of.

Motivation: Sorting is among the fundamental problems of computer science. Sorting of different datasets is present in most applications, ranging from.

CCSM Performance, Successes and Challenges Tony Craig NCAR RIST Meeting March 12-14, 2002 Boulder, Colorado, USA.

Efficiency of small size tasks calculation in grid clusters using parallel processing.. Olgerts Belmanis Jānis Kūliņš RTU ETF Riga Technical University.

LOGO Parallel computing technique for EM modeling makai 天津大学电子信息工程学院 School of Electronic Information Engineering.

Distributed Real-time Systems- Lecture 01 Cluster Computing Dr. Amitava Gupta Faculty of Informatics & Electrical Engineering University of Rostock, Germany.

Modern Information Retrieval

CSCI-455/552 Introduction to High Performance Computing Lecture 21.

Introduction to Performance Tuning Chia-heng Tu PAS Lab Summer Workshop 2009 June 30,

Hongbin Li 11/13/2014 A Debugger of Parallel Mutli- Agent Spatial Simulation.

INTRODUCTION TO HIGH PERFORMANCE COMPUTING AND TERMINOLOGY.

Lecture 2: Performance Evaluation

Introduction to Parallel Computing: MPI, OpenMP and Hybrid Programming

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

Parallel Programming By J. H. Wang May 2, 2017.

CRESCO Project: Salvatore Raia

Parallel Programming in C with MPI and OpenMP

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

MapReduce: Data Distribution for Reduce

Verilog to Routing CAD Tool Optimization

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

Summary Background Introduction in algorithms and applications

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

ELEC 7250 – VLSI Testing (Spring 2006)

Parallel Programming in C with MPI and OpenMP

Parallel Sorting Algorithms

Department of Computer Science University of California, Santa Barbara

Presentation transcript:

4/26/05Han: ELEC72501 Department of Electrical and Computer Engineering Auburn University, AL K.Han Development of Parallel Distributed Computing System for ATPG Program and Evaluation of the speedup

4/26/05Han: ELEC72502  Develop data parallel distributed computing system to run ATPG program on a distributed system of computers  Evaluate the speedup as a function of the number of processors  Develop data parallel distributed computing system to run ATPG program on a distributed system of computers  Evaluate the speedup as a function of the number of processors The Objective of Project By K. Han

4/26/05Han: ELEC Partition the original fault list (circuit.fault) into piece 2.Distribute each sub-list to an instance of fault simulator and test generator 3.Execute ATPG program (HITEC/PROOFS) on each partitioned fault list separately and simultaneously. 4.Collect to produce the final result (circuit.atp) for test generation 5.Combine all circuit.atp files into one file 6.Eliminate all the duplicate entries from this file 1.Partition the original fault list (circuit.fault) into piece 2.Distribute each sub-list to an instance of fault simulator and test generator 3.Execute ATPG program (HITEC/PROOFS) on each partitioned fault list separately and simultaneously. 4.Collect to produce the final result (circuit.atp) for test generation 5.Combine all circuit.atp files into one file 6.Eliminate all the duplicate entries from this file The Objective of Project (1) By K. Han

4/26/05Han: ELEC Cluster Network System (In Aerospace Computer Lab) - Compiler including MPI library function -Cluster Network System (In Aerospace Computer Lab) - Compiler including MPI library function The Requirements By K. Han

4/26/05Han: ELEC72505 HITEC/PROOFS Master slave ……. Structure By K. Han slave HITEC/PROOFS

4/26/05Han: ELEC72506 Eliminate all the duplicate test Master Slaves Levelize circuit Generate faultlist equiv dominators testgen Combine circuit.atp into one file Circuit.atp Circuit.fault]

4/26/05Han: ELEC72507 From Sequential System e+02  139 sec np = 4  100 sec np = 8  59 sec np = 16  53 sec Comparison of Execution Time By K. Han

4/26/05Han: ELEC72508 Speedup By K. Han Speedup Number of Nodes

4/26/05Han: ELEC72509 Prospective improvement By K. Han -Load balancing - More optimized algorithm -Load balancing - More optimized algorithm

4/26/05Han: ELEC Speedup (Save execution time) -More convenient and cost-effective -Speedup (Save execution time) -More convenient and cost-effective The Development By K. Han