ROLIS status and plans for SDL & FSS W. Bresch S. Mottola R. Schrödter PHILAE Science Team Meeting, Venezia, 31 March 2009.

Slides:

Advertisements

Similar presentations

Kapitel 1 Folie 1 Kapitel 2 Kapitel 3 Kapitel 4. Kapitel 1 Folie 2.

Advertisements

Processor Register Set of M16C

Modems Telemetry Products Intelligent Modems. Modems  1. What is an intelligent Modem?  2. Where can they be applied?  3. Are they easy to install?

Operating System.

8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.

Memory Management: Overlays and Virtual Memory

Linking A quick overview of how to configure PulseWorx UPB devices to control each other.

Packet / Message Switching Concepts

Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.

8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 

© Jörg Liebeherr ECE 1545 Packet-Switched Networks.

Introduction to Smartphone Energy Management. Issue 1/2 Rapid expansion of wireless services, mobile data and wireless LANs Greatest limitation: finite.

Philae Science team meeting. Venezia, March 30, 31, April 1, 2009Palazzo Cavalli Franchetti.

File Organizations March 2007R McFadyen ACS File Organization Hardware Description of Disk Devices Buffering of Blocks File Records on Disk Review.

Input-output and Communication Prof. Sin-Min Lee Department of Computer Science.

4th Philae Science Workshop, Venice th Philae Science Workshop Venice, 30 March – 1 April ROMAP Status I. Apáthy, U. Auster, G. Berghofer, A.P.

CS 333 Introduction to Operating Systems Class 11 – Virtual Memory (1)

Status Venice, 30-Mar-1-Apr 2009 Philae STW 2009.

Philae Science team meeting Venezia, March 30, 31, April 1, 2009 Palazzo Cavalli Franchetti 1. Instrument status Final discussion and wrap-up.

ECOM 4314 Data Communications Fall September, 2010.

MOST Status J-F FRONTON / CNES Venice March 2009 LSWT#

Philae Science team meeting Venezia, March 30, 31, April 1, 2009 Palazzo Cavalli Franchetti 1. Criticality of SDL 2. Activity with Orbiter P/L ongoing.

PHILAE Science Team, Venice LTS phase: the LS standpoint prepared by HBO LTS phase: from end of FSS (mid Nov. 2014) to end of Rosetta mission (31.

Chapter 7 Interupts DMA Channels Context Switching.

Online Magazine Bryan Ng. Goal of the Project Product Dynamic Content Easy Administration Development Layered Architecture Object Oriented Adaptive to.

Philae Status and News Venezia; 30 st of March th Philae Post-Launch Workshop.

SDL: MOST point of view CNES / J-F Fronton / D Hallouard LSWT Venice, 30/03-01/04/2009.

CS 333 Introduction to Operating Systems Class 9 - Memory Management

Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.

Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.

7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.

Serial Interface on 195E products Configure Ethernet links first Troubleshooting and diagnostic of WLAN network Serial Data Transferred Over Ethernet.

The University of New Hampshire InterOperability Laboratory Serial ATA (SATA) Protocol Chapter 10 – Transport Layer.

General System Architecture and I/O.  I/O devices and the CPU can execute concurrently.  Each device controller is in charge of a particular device.

Operating System. Architecture of Computer System Hardware Operating System (OS) Programming Language (e.g. PASCAL) Application Programs (e.g. WORD, EXCEL)

Tielong Zhang On behalf of the CGS Team in the Institute of Geology and Geophysics, Chinese Academy of Science Spacecraft System and Payload China Geomagnetism.

ISUAL Instrument Software S. Geller. CDR July, 2001NCKU UCB Tohoku ISUAL Instrument Software S. Geller 2 Topics Presented Software Functions SOH Telemetry.

Self Guided Tour of TagMate™QC Display Tag DATA Tag Data: PRINT TagMate™QC SETUP Display STATS Tags: START and READ SEND All Data to PC Additional Capabilities.

Lecture Set 14 B new Introduction to Databases - Database Processing: The Connected Model (Using DataReaders)

1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.

Sami Al-wakeel 1 Data Transmission and Computer Networks The Switching Networks.

Codan 5700 Series C-Band Transceiver Technical Overview.

1 DSP handling of Video sources and Etherenet data flow Supervisor: Moni Orbach Students: Reuven Yogev Raviv Zehurai Technion – Israel Institute of Technology.

Modes of transfer in computer

6-1 Infineon 167 Interrupts The C167CS provides 56 separate interrupt sources that may be assigned to 16 priority levels. The C167CS uses a vectored interrupt.

CIVA Status Venezia, Palazzo Cavalli Franchetti March 31, 2009 Philae Science Team Meeting.

NS Training Hardware Traffic Flow Note: Traffic direction in the 1284 is classified as either forward or reverse. The forward direction is.

Process Description and Control Chapter 3. Source Modified slides from Missouri U. of Science and Tech.

IT3002 Computer Architecture

 The wireless module must sustain a transmission rate that allows for image data to be transferred in real-time.  The camera must be able to capture.

V3 SLAC DOE Program Review Gunther Haller SLAC June 13, 07 (650) SNAP Electronics.

P. Mokashi IES Team Meeting, SwRI 29 May IES (SwRI) Develop sequences (flight and EQM test) Develop tables, macros and patches if necessary Test.

TRIO-CINEMA 1 UCB, 2/08/2010 Mission Design Dave Curtis UCB/SSL Space Sciences Laboratory University of California, Berkeley.

ISUAL System Design H. Heetderks. PDR 31 August 2000NCKU UCB Tohoku ISUAL System Design H. Heetderks 2 ISUAL Operations Overview.

박 유 진.  Short RF Range(~10m)  Reduce range by obstruction  Low data rate(1Mbps)  Normal Audio data rate : 1.5 Mbps  CD Quality Audio data rate :

Competence Based Education – Internet Protocols E XAMPLES AND P ROBLEMS.

ARM Cortex M3 & M4 Chapter 4 - Architecture

National Tsing Hua University CS4101 Introduction to Embedded Systems Lab 6: Serial Communication Prof. Chung-Ta King Department of Computer Science National.

SWITCHING Switched Network Circuit-Switched Network Datagram Networks

A-DRY Heatles adsorption compressed air dryer Simulation

التأهيل التربوي المملكة العربية السعودية جامعة الملك عبدالعزيز

مدیریت استراتژيک منابع انسانی

Lecture Set 14 B new Introduction to Databases - Database Processing: The Connected Model (Using DataReaders)

SLAC DOE Program Review

So far… Text RO …. printf() RW link printf Linking, loading

Ռազմավարական կառավարում

Circuit Switched Network

Memory Considerations

Presentation transcript:

ROLIS status and plans for SDL & FSS W. Bresch S. Mottola R. Schrödter PHILAE Science Team Meeting, Venezia, 31 March 2009

Folie 2 PHILAE Science WS > W.Bresch > ROLIS > Venezia, 31-March-2009 ROLIS tests during commissioning & cruise

Folie 3 PHILAE Science WS > W.Bresch > ROLIS > Venezia, 31-March-2009 Rosetta

Folie 4 PHILAE Science WS > W.Bresch > ROLIS > Venezia, 31-March-2009 ROLIS image w/o IFL at RolisD switch-on temperature - 72°C (min. -93°C up to now)

Folie 5 PHILAE Science WS > W.Bresch > ROLIS > Venezia, 31-March-2009 ROLIS/CIVA imaging during S-D-L & FSS

Folie 6 PHILAE Science WS > W.Bresch > ROLIS > Venezia, 31-March-2009 Image Buffer configuration for S-D-L and FSS

Folie 7 PHILAE Science WS > W.Bresch > ROLIS > Venezia, 31-March-2009 ROLIS data transfer during SDL & FSS DIT#1 and DIT#2 direct transmission to the orbiter during descent (2x 200 KByte) 4 DIS images after Touch-Down by established RF link whenever possible, and using CDMS-MM when interrupted (4x 200 KByte) 5 CUC images by established RF link whenever possible and using CDMS-MM when interrupted (4x 200 KByte + max.1.1 MByte / typ. 0.6MByte) Store the (once more compressed and transferred to CDMS) images DIT#2 and DIS#4 in the CDMS-MM before switching off the RolisIME (before the end of FSS) Transmit the DIT#2 and DIS#4 to the orbiter w/o special request by established RF link whenever possible (2x 200KByte)

Folie 8 PHILAE Science WS > W.Bresch > ROLIS > Venezia, 31-March-2009 The Ring-buffer mode (DIS imaging)

Folie 9 PHILAE Science WS > W.Bresch > ROLIS > Venezia, 31-March-2009 Memory Allocation Table of RolisIME