Crossbar Switches Crossbar switches are an important general architecture for fast switches. 2 x 2 Crossbar Switches A general N x N crossbar switch.

Slides:



Advertisements
Similar presentations
Unit 4 - I Said Stop!. Introduction New Topics Timing Parallelism Sequence of Operations New Features NXT terminals New Functions Wait For.
Advertisements

Data and Computer Communications Eighth Edition by William Stallings Lecture slides by Lawrie Brown Chapter 16 – High Speed LANs.
Data and Computer Communications
Traffic and routing. Network Queueing Model Packets are buffered in egress queues waiting for serialization on line Link capacity is C bps Average packet.
E&CE 418: Tutorial-4 Instructor: Prof. Xuemin (Sherman) Shen
Channel Allocation Protocols. Dynamic Channel Allocation Parameters Station Model. –N independent stations, each acting as a Poisson Process for the purpose.
EECC694 - Shaaban #1 lec #5 Spring Data Link In Broadcast Networks: The Media Access Sublayer Broadcast networks with multi-access (or random.
Lecture 12. Emulating the Output Queue So far we have shown that it is possible to obtain the same throughput with input queueing as with output queueing.
INDR 343 Problem Session
1 Statistical Analysis of Packet Buffer Architectures Gireesh Shrimali, Isaac Keslassy, Nick McKeown
Continuous Time Markov Chains and Basic Queueing Theory
The Theory of Queues Models of Waiting in line. Queuing Theory Basic model: Arrivals  Queue  Being Served  Done – Queuing theory lets you calculate:
Queuing Analysis Based on noted from Appendix A of Stallings Operating System text 6/10/20151.
What's inside a router? We have yet to consider the switching function of a router - the actual transfer of datagrams from a router's incoming links to.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Review.
Joint Multi-Access and Routing as a Stochastic Game for Relay Channel Yalin Evren Sagduyu, Anthony Ephremides Objective and Motivation * Objective: Analyze.
HW # Due Day: Nov 23.
Combined Input Output Queuing Switch Simulator The Laboratory of Computer Communication and Networking.
ECS 152A Acknowledgement: slides from S. Kalyanaraman & B.Sikdar
Performance analysis for high speed switches Lecture 6.
High-Speed Router Design. Content Classes of Routers Components of a Router High-Speed Router Lookup Advances in Switching Fabrics Speeding Up Output.
April 10, HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Input-Queued.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Statistical.
1 TCOM 501: Networking Theory & Fundamentals Lecture 7 February 25, 2003 Prof. Yannis A. Korilis.
The Theory of Queues Models of Waiting in line. Queuing Theory Basic model: Arrivals  Queue  Being Served  Done – Queuing theory lets you calculate:
1 The Designs and Analysis of a Scalable Optical Packet Switching Architecture Speaker: Chia-Wei Tuan Adviser: Prof. Ho-Ting Wu 3/4/2009.
Queuing Analysis Based on noted from Appendix A of Stallings Operating System text 6/28/20151.
Rensselaer Polytechnic Institute © Shivkumar Kalvanaraman & © Biplab Sikdar1 ECSE-4730: Computer Communication Networks (CCN) Network Layer Performance.
7/3/2015© 2007 Raymond P. Jefferis III1 Queuing Systems.
HW # Due Day: Nov 23.
Queuing Networks: Burke’s Theorem, Kleinrock’s Approximation, and Jackson’s Theorem Wade Trappe.
Analysis of Input Queueing More complex system to analyze than output queueing case. In order to analyze it, we make a simplifying assumption of "heavy.
Cs/ee 143 Communication Networks Chapter 3 Ethernet Text: Walrand & Parakh, 2010 Steven Low CMS, EE, Caltech.
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
April 10, HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.
CDA6530: Performance Models of Computers and Networks Examples of Stochastic Process, Markov Chain, M/M/* Queue TexPoint fonts used in EMF. Read the TexPoint.
Copyright ©: Nahrstedt, Angrave, Abdelzaher, Caccamo1 Queueing Systems.
جلسه دهم شبکه های کامپیوتری به نــــــــــــام خدا.
1 Copyright © Monash University ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University
Propagation Delay and Receiver Collision Analysis in WDMA Protocols I.E. Pountourakis, P.A. Baziana and G. Panagiotopoulos School of Electrical and Computer.
The Medium Access Control Sublayer Chapter 4. The Channel Allocation Problem Static Channel Allocation Dynamic Channel Allocation  Delay for the divided.
Data and Computer Communications Ninth Edition by William Stallings Data and Computer Communications, Ninth Edition by William Stallings, (c) Pearson Education.
1 Chapters 8 Overview of Queuing Analysis. Chapter 8 Overview of Queuing Analysis 2 Projected vs. Actual Response Time.
Computer Networks: Switching and Queuing Ivan Marsic Rutgers University Chapter 4 – Switching and Queuing Delay Models.
ISLIP Switch Scheduler Ali Mohammad Zareh Bidoki April 2002.
Giuseppe Bianchi Random Access Performance the case of Aloha.
Maciej Stasiak, Mariusz Głąbowski Arkadiusz Wiśniewski, Piotr Zwierzykowski Model of the Nodes in the Packet Network Chapter 10.
Copyright ©: Nahrstedt, Angrave, Abdelzaher, Caccamo1 Queueing Systems.
1 Queuing Delay and Queuing Analysis. RECALL: Delays in Packet Switched (e.g. IP) Networks End-to-end delay (simplified) = End-to-end delay (simplified)
ECEN4533 Data Communications Lecture #1818 February 2013 Dr. George Scheets n Problems: 2011 Exam #1 n Corrected Design #1 u Due 18 February (Live) u 1.
Throughput of Internally Buffered Crossbar Switch Saturday, February 20, 2016 Mingjie Lin
COMT 4291 Queuing Analysis COMT Call/Packet Arrival Arrival Rate, Inter-arrival Time, 1/ Arrival Rate measures the number of customer arrivals.
5 pair of RVs.
A Load Balanced Switch with an Arbitrary Number of Linecards I.Keslassy, S.T.Chuang, N.McKeown ( CSL, Stanford University ) Some slides adapted from authors.
Mohammad Khalily Islamic Azad University.  Usually buffer size is finite  Interarrival time and service times are independent  State of the system.
Medium Access Control Protocols
Queuing Theory Queuing Theory.
ECE 358 Examples #1 Xuemin (Sherman) Shen Office: EIT 4155
2014 session 1 TELE4642: Network Performance Week 12 Review
Cellular Digital Packet Data: Channel Availability
CS 4594 Broadband Switch Analysis.
Queuing Analysis.
Chapter 2 Switching.
Computer Networks: Switching and Queuing
5 pair of RVs.
Congestion Control (from Chapter 05)
VIRTUE MARYLEE MUGURACHANI QUEING THEORY BIRTH and DEATH.
Switch Performance Analysis and Design Improvements
Presentation transcript:

Crossbar Switches Crossbar switches are an important general architecture for fast switches. 2 x 2 Crossbar Switches A general N x N crossbar switch

Input Queueing versus Output Queueing Input Queueing -- "If we come in together then we wait together" Output Queueing -- "We wait at the destination (output) together"

The queueing will be at the input or at the output ? The switch fabric speed is equal to the input line speed –To avoid collision on the single speed switch fabric, only one input line can can place a packet on the switch fabric at a time. This requires the other inputs to stop the packet from entering the switch fabric. This is implemented using an queue at the input. The switch fabric speed is N times faster than the input line speed –The internal switch has slot times which are N times as fast as those of the input lines. The packets enter the crossbar switch together and are shifted to the outputs together. This requires queueing at the outputs to avoid collisions.

General Assumptions for Analysis In any given time slot, the probability that a packet will arrive on a particular input is p. Thus p represents the average utilization of each input. Each packet has equal probability 1/N of being addressed to any given output, and successive packets are independent.

Analysis of Output Queueing p= load as N   Poisson Distribution. Switch with Speedup factor of N. Arriving packets reach the targeted output ”immediately”. = # arriving packets at the tagged queue during a given time slot m

Analysis of the Output Queue Size : the number of packets in the tagged queue at the end of the time slot m Using a standard approach in queueing analysis The mean stead-state queue size The mean queue size for an M/D/1 queue As

The State transition diagram for the output queue size 2 01 …

The Steady-State Queue Size Probabilities …

Analysis of the Packet Waiting Time The time slots that packet must wait while packets that arrived in earlier time slots are transmitted The time slots that packet must wait additionally until it is randomly selected out of the packet arrivals in the time slot m

Analysis of the Packet Waiting Time b: the size of the batch the packet arrives in

Analysis of the Packet Waiting Time the mean steady-state waiting time The mean waiting time for an M/D/1 queue

Analysis of the Packet Waiting Time The steady-state waiting time probabilities: