A Probabilistic Approach to Nano- computing J. Chen, J. Mundy, Y. Bai, S.-M. C. Chan, P. Petrica and R. I. Bahar Division of Engineering Brown University.

Slides:



Advertisements
Similar presentations
Multi-Layer Perceptron (MLP)
Advertisements

Bayesian Belief Propagation
FPGA (Field Programmable Gate Array)
NanoFabric Chang Seok Bae. nanoFabric nanoFabric : an array of connect nanoBlocks nanoBlock : logic block that can be progammed to implement Boolean function.
Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Design Representation and Fault Detection
SOP and POS Forms Notation.
ELE 523E COMPUTATIONAL NANOELECTRONICS W7-W8: Probabilistic Computing, 20/10/ /10/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering.
EE462 MLCV Lecture Introduction of Graphical Models Markov Random Fields Segmentation Tae-Kyun Kim 1.
CENG536 Computer Engineering Department Çankaya University.
NATW 2008 Using Implications for Online Error Detection Nuno Alves, Jennifer Dworak, R. Iris Bahar Division of Engineering Brown University Providence,
Statistical Full-Chip Leakage Analysis Considering Junction Tunneling Leakage Tao Li Zhiping Yu Institute of Microelectronics Tsinghua University.
Weikang Qian Ph.D. Candidate Electrical & Computer Engineering
Simple Neural Nets For Pattern Classification
Redundant Logical AND using Artificial Neural Networks
CMOL: Device, Circuits, and Architectures Konstantin K.Likharev and Dmitri B. Strukov Stony Brook University 697GG Nano Computering Fall 2005 Prepared.
Lecture 2 Dr Richard Reilly Dept. of Electronic & Electrical Engineering Room 153, Engineering Building To insert your company logo on this slide From.
Xin Li, Weikang Qian, Marc Riedel, Kia Bazargan & David Lilja A Reconfigurable Stochastic Architecture for Highly Reliable Computing Electrical & Computer.
1 On the Statistical Analysis of Dirty Pictures Julian Besag.
1 A Single-supply True Voltage Level Shifter Rajesh Garg Gagandeep Mallarapu Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
Reliability Modeling for Design Diversity: A Review and Some Empirical Studies Teresa Cai Group Meeting April 11, 2006.
New Approach to Quantum Calculation of Spectral Coefficients Marek Perkowski Department of Electrical Engineering, 2005.
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
Face Recognition Using Neural Networks Presented By: Hadis Mohseni Leila Taghavi Atefeh Mirsafian.
Software faults & reliability Presented by: Presented by: Pooja Jain Pooja Jain.
Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.
A N OPTIMAL RELIABILITY ALLOCATION METHOD FOR DIGITAL SUBSTATION SYSTEMS Y UZHOU H U, P EICHAO Z HANG, Y ONGCHUN S U, Y U Z OU Adviser: Frank, Yeong-Sung.
1 Fault-Tolerant Computing Systems #2 Hardware Fault Tolerance Pattara Leelaprute Computer Engineering Department Kasetsart University
Isolated-Word Speech Recognition Using Hidden Markov Models
Nanoscale Digital Computation Through Percolation Mustafa Altun Electrical and Computer Engineering DAC, “Wild and Crazy Ideas” Session ─ San Francisco,
Ketan Patel, Igor Markov, John Hayes {knpatel, imarkov, University of Michigan Abstract Circuit reliability is an increasingly important.
Building Cad Prototyping Tool for Emerging Nanoscale Fabrics Catherine Dezan Joined work between Lester( France.
Model of Prediction Error in Chaotic and Web Driven Business Environment Franjo Jović*, Alan Jović ** * Faculty of Electrical Engineering, University of.
A comparison between different logic synthesis techniques from the digital switching noise viewpoint G. Boselli, V. Ciriani, V. Liberali G. Trucco Dept.
Gerousis Toward Nano-Networks and Architectures C. Gerousis and D. Ball Department of Physics, Computer Science and Engineering Christopher Newport University.
Trust-Aware Optimal Crowdsourcing With Budget Constraint Xiangyang Liu 1, He He 2, and John S. Baras 1 1 Institute for Systems Research and Department.
FAULT TREE ANALYSIS (FTA). QUANTITATIVE RISK ANALYSIS Some of the commonly used quantitative risk assessment methods are; 1.Fault tree analysis (FTA)
Network-on-Chip Energy-Efficient Design Techniques for Interconnects Suhail Basit.
Bayesian Macromodeling for Circuit Level QCA Design Saket Srivastava and Sanjukta Bhanja Department of Electrical Engineering University of South Florida,
September Bound Computation for Adaptive Systems V&V Giampiero Campa September 2008 West Virginia University.
Precise and Approximate Representation of Numbers 1.The Cartesian-Lagrangian representation of numbers. 2.The homotopic representation of numbers 3.Loops.
Computing with Defects
Dr. Sudharman K. Jayaweera and Amila Kariyapperuma ECE Department University of New Mexico Ankur Sharma Department of ECE Indian Institute of Technology,
Approximate Inference: Decomposition Methods with Applications to Computer Vision Kyomin Jung ( KAIST ) Joint work with Pushmeet Kohli (Microsoft Research)
ELE 523E COMPUTATIONAL NANOELECTRONICS W8-W9: Probabilistic Computing, 2/11/ /11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering.
1 Use graphs and not pure logic Variables represented by nodes and dependencies by edges. Common in our language: “threads of thoughts”, “lines of reasoning”,
ELE 523E COMPUTATIONAL NANOELECTRONICS W10: Defects and Reliability, 16/11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering Istanbul.
Maximum Entropy Model, Bayesian Networks, HMM, Markov Random Fields, (Hidden/Segmental) Conditional Random Fields.
BME 353 – BIOMEDICAL MEASUREMENTS AND INSTRUMENTATION MEASUREMENT PRINCIPLES.
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Chapter 1 : Computer Networks.
Self-Tuned Distributed Multiprocessor System Xiaoyan Bi CSC Operating Systems Dr. Mirela Damian.
Trade-offs in Web development Jianyun Zhou Dept. of Computer and Information Science.
ELE 523E COMPUTATIONAL NANOELECTRONICS
Phillip Stanley-Marbell, CMU
ElasticTree Michael Fruchtman.
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
Authors Alessandro Duminuco, Ernst Biersack Taoufik and En-Najjary
En Wang 1,2 , Yongjian Yang 1 , and Jie Wu 2
Symmetric Allocations for Distributed Storage
Bio, Nano and Quantum Computing
Circuit Design Techniques for Low Power DSPs
 What is Topology  Categories of Topology  Definition, structure, advantage and disadvantage of all of the following topologies: o Mesh o Bus o Ring.
Speaker: I-Chyn Wey Advisor: An-Yeu Wu Date : 2007/03/07
ELE 523E COMPUTATIONAL NANOELECTRONICS
A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing Reza M. P
FAULT-TOLERANT TECHNIQUES FOR NANOCOMPUTERS
Prediction Networks Prediction A simple example (section 3.7.3)
ECE 352 Digital System Fundamentals
ELE 523E COMPUTATIONAL NANOELECTRONICS
Learning Combinational Logic
Presentation transcript:

A Probabilistic Approach to Nano- computing J. Chen, J. Mundy, Y. Bai, S.-M. C. Chan, P. Petrica and R. I. Bahar Division of Engineering Brown University Acknowledgements: NSF

BROWN UNIVERSITY Jie Chen, Division of Engineering 2 Motivation Silicon-based techniques are approaching practical limits

BROWN UNIVERSITY Jie Chen, Division of Engineering 3 Nanotechnology Quantum transistors Computing with molecules, carbon nanotube arrays, pure quantum computing DNA-based computation, …

BROWN UNIVERSITY Jie Chen, Division of Engineering 4 Carbon-Nanotube Devices We use carbon nanotubes as the basis for our initial study, which provides good transistor behaviors (However, our approach is not specific to these devices !!)

BROWN UNIVERSITY Jie Chen, Division of Engineering 5 Why DNA for Self-assembling? Cee Dekar, “Nature 2002” Are there other ways and other molecules that can do it too? Yes, there are. But, DNA is the best understood, plentiful, easy to handle, robust, near-perfect and near-infinite specificity

BROWN UNIVERSITY Jie Chen, Division of Engineering 6 Non-silicon Approaches Nano-scale devices are attractive but have high probability of failure Defects may fluctuate in time

BROWN UNIVERSITY Jie Chen, Division of Engineering 7 Nano-architecture Approaches Nanofabrics [Goldstein-Budiu] Architecture detects faults and reconfigures using redundant components Array-based approach [DeHon] “PLA” logic arrays connected by conventional logic Neural Nets [Likharev] Builds neural networks from single-electron switches Needs a training stage for proper operation

BROWN UNIVERSITY Jie Chen, Division of Engineering 8 Our Probabilistic-based Approach Our Probabilistic-based Design Dynamically defects tolerant Adapts to errors as a natural consequence of probability maximization Removes need to actually detect faults “ Device failure should not cause computing systems to malfunction if they have been designed from the beginning to tolerate faults” --- Von Neumann

BROWN UNIVERSITY Jie Chen, Division of Engineering 9 Why Markov Random Fields? MRF has been widely used in pattern recognition & comm. Its operation does not depend on perfect devices or perfect connections. MRF can express arbitrary circuits and logic operation is achieved by maximizing state probability. or Minimizing a form of energy that depends on neighboring nodes in the network  low-power design 1 st Order Clique 2 nd Order Clique Neighborhood of S i

BROWN UNIVERSITY Jie Chen, Division of Engineering 10 A Half-adder Example

BROWN UNIVERSITY Jie Chen, Division of Engineering 11 Rules to Formulate Clique Energy Clique energy is the negative sum of all valid states: We use Boolean ring conversion to express each minterm representing a valid state (i.e. ‘000’):

BROWN UNIVERSITY Jie Chen, Division of Engineering 12 Clique Energy for the Summation Sum over the valid states (000, 011, 101, 110) Lemma: The energy of correct logic state is always less than that of invalid logic state by a constant. x0x1x2U

BROWN UNIVERSITY Jie Chen, Division of Engineering 13 Structural and Signal Errors Our implementation does not distinguish between devices and connections. Instead, we have structural-based and signal-based faults. -- Structural-based error: Nano-scale devices contain a large number of defects or structural errors, which fluctuate on time scales comparable to the computation cycle. The error will result in variation in the clique energy coefficients. -- The second type of error is directly accounted for process noise that affects the signals.

BROWN UNIVERSITY Jie Chen, Division of Engineering 14 Take Device Errors into Design Sum over the valid states (000, 011, 101, 110) If we take the device error into consideration, the energy can be rewritten as: In the error-free case, A=B=C=D=E=F=G=1

BROWN UNIVERSITY Jie Chen, Division of Engineering 15 Take Structural Error into Design x0x1x2U

BROWN UNIVERSITY Jie Chen, Division of Engineering 16 The Inequalities for Correct Logic We have 16 inequality relations total for this function

BROWN UNIVERSITY Jie Chen, Division of Engineering 17 Constraints on Clique Coefficients We obtain the following constraints on the coefficients: 2G>D 2F>C 2E>A 2D>B 2G>F 2F>B 2E>C 2D>A 2G>E Constraints form a polytope High order coefficients constraints the lower order ones Reliability of high order connections determine design

BROWN UNIVERSITY Jie Chen, Division of Engineering 18 Gibbs distribution for an inverter is: The conditional probability is: Take Signal Errors into Design

BROWN UNIVERSITY Jie Chen, Division of Engineering 19 Continuous Errors in Signal We model signal noise using Gaussian process Design choice 1 -- Inputs around “0” & “1” Design choice 2 -- Inputs around “-1” & “1”

BROWN UNIVERSITY Jie Chen, Division of Engineering 20 Tolerance to Temperature Variation By taking input around ‘1’, we get marginalized probability:

BROWN UNIVERSITY Jie Chen, Division of Engineering 21 Error Rate Calculation Proposed design favors for low T and small σ.

BROWN UNIVERSITY Jie Chen, Division of Engineering 22 Signal Error in NAND Design Gibbs distribution for a NAND is: The marginalized probability P(x c ) is:

BROWN UNIVERSITY Jie Chen, Division of Engineering 23 Tolerance to Temperature Variation Apply inputs “01” Apply inputs “11”

BROWN UNIVERSITY Jie Chen, Division of Engineering 24 Error Rate Calculation Proposed design works better at low energy state.

BROWN UNIVERSITY Jie Chen, Division of Engineering 25 Conclusions Proposed design doesn’t depends on specific techniques!! Propose a probabilistic approach based on MRF Dynamically defect tolerant Adapts to errors as a natural consequence of probability maximization Removes need to actually detect fault For correct operation, energy of valid states must be less than invalid states The proposed design favors for lower power operation

BROWN UNIVERSITY Jie Chen, Division of Engineering 26 Future Works We are currently investigating how this approach can be extended to more complex logic Implement design using different Nanotechnologies

Thank you “ Device failure should not cause computing systems to malfunction if they have been designed from the beginning to tolerate faults” --- Von Neumann