CMOS Digital Integrated Circuits

Slides:



Advertisements
Similar presentations
Transistors (MOSFETs)
Advertisements

Physical structure of a n-channel device:
MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.
The MOS Transistor Polysilicon Aluminum.
1 ELEC 422 Applied Integrated Circuit Design Section 2: MOS Fundamentals Chuping Liu [Adapted from Rabaey’s Digital Integrated Circuits, ©2003, J. Rabaey.
Chapter 6 The Field Effect Transistor
EE466: VLSI Design Lecture 02 Non Ideal Effects in MOSFETs.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.
Lecture 11: MOS Transistor
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Metal-Oxide-Semiconductor (MOS)
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
Digital Integrated Circuits A Design Perspective
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Spring 2007EE130 Lecture 38, Slide 1 Lecture #38 OUTLINE The MOSFET: Bulk-charge theory Body effect parameter Channel length modulation parameter PMOSFET.
VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
Metal-Oxide-Semiconductor Field Effect Transistors
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EE 466: VLSI Design Lecture 03.
Lecture 2 Chapter 2 MOS Transistors. Voltage along the channel V(y) = the voltage at a distance y along the channel V(y) is constrained by the following.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
ECE 342 Electronic Circuits 2. MOS Transistors
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
NOTICES Project proposal due now Format is on schedule page
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Chapter 5: Field Effect Transistor
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
Chapter 4 Field-Effect Transistors
EE 5340 Semiconductor Device Theory Lecture 26 - Fall 2010 Professor Ronald L. Carter
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Norhayati Soin 06 KEEE 4426 WEEK 3/1 9/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 1) CHAPTER 1.
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
EE141 © Digital Integrated Circuits 2nd Devices 1 Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Structure and Operation of MOS Transistor
EE141 © Digital Integrated Circuits 2nd Devices 1 Lecture 5. CMOS Device (cont.) ECE 407/507.
11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.
CMOS VLSI Design CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2007.
MOS Transistor Other handouts Project Description Other “assignments”
The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
CP 208 Digital Electronics Class Lecture 6 March 4, 2009.
Transistors (MOSFETs)
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
Presentation transcript:

CMOS Digital Integrated Circuits Lec 3 MOS Transistor I

Goals Understand the basic MOSFET operation Learn the components of the threshold voltages Be able to handle body effect Be able to calculate drain currents for MOSFET Be able to extract basic MOSFET static parameters from I-V plots

MOS Transistor Basics Two Terminal Structure Two terminal structure (p-substrate): The MOS capacitor Important derived parameters. With VG = VB = 0: F – Buck Fermi Potential (Substrate) S – Surface Potential (Substrate) A D I VG VB

MOS Transistor Basics Two Terminal Structure (Continued) VFB – Flat Band Voltage (applied external voltage to G-B to flatten bands of substrate – equal to built-in potential difference of MOS – equal to work function difference GB between the substrate (channel) and gate. Operation With VG<0, VB=0, Accumulation – Holes accumulate at substrate-oxide interface due to attraction of negative bias With VG>0, but small, VB=0, Depletion – Holes repelled from substrate-oxide interface due to positive bias leaving negatively charged fixed acceptors ions behind. The result is a region below the interface that is depleted of mobile carriers. Depletion region thickness

MOS Transistor Basics Two Terminal Structure (Continued) Depletion region charge density Note that this density is per unit of area. With VG>0 and larger, VB=0, Inversion – A n-type inversion layer forms, a condition known as surface inversion. The surface is inverted when the density of electrons at the surface equals the density of holes in the bulk. This implies that s has the same magnitude but opposite sign to F. At the point depletion depth fixed and the maximum depletion region depth is at s = -F. This depth is:

MOS Transistor Basics Two Terminal Structure (Continued) The corresponding depletion charge density (per unit area) at surface inversion is The inversion phenomena is the mechanism that forms the n-channel. The depletion depth and the depletion region charge are critical in determining properties of MOSFET.

MOS Transistor Basics Four Terminal Structure p-Substrate The MOS n-channel transistor structure: L G(ate) D(rain) n+ B(ody, Bulk or Substrate) S(ource) p W

MOS Transistor Basics Four Terminal Structure (Continued) Symbols: n-channel - p-substrate; p-channel – n-substrate N-channel (for P-channel, reverse arrow or add bubbles) P-channel Enhancement mode: no conducting channel exists at VGS = 0 Depletion mode: a conducting channel exists at VGS = 0 G D B S G D S D S G G D S S D G

MOS Transistor Basics Four Terminal Structure (Continued) Source and drain identification G D B S VDS VSB VGS

Threshold Voltage Components Consider the prior 3-D drawing: Set VS=0, VDS=0, and VSB=0. Increase VGS until the channel is inverted. Then a conducting channel is formed and the depletion region thickness (depth) is maximum as is the surface potential. The value of VGS needed to cause surface inversion (channel creation) is the threshold voltage VT0. The 0 refers to VSB=0. VGS< VT0: no channel implies no current flow possible. With VGS> VT0, existence the channel implies possible current flow. Threshold Voltage Components GC work function difference between gate and channel material which is the built-in voltage that must be offset by voltage applied to flatten the bands at the surface. Apply voltage to achieve surface inversion -2F

Threshold Voltage Components (Cont.) Additional voltage must be applied to offset the depletion region charge due to the acceptor ions. At inversion, this charge with VSB=0 is QB0= Q0. For VSB non-zero, The voltage required to offset the depletion region charge is defined by –QB/Cox where Cox = εox/tox with tox, the oxide thickness, and Cox, the gate oxide capacitance per unit area. The final component is a fixed positive charge density that appears at the interface between the oxide and the substrate, Qox. The voltage to offset this charge is:

Threshold Voltage Components (Cont.) These components together give: For VSB=0, VT0 has QB replaced by QB0. This gives a relationship between VT and VT0 which is: Thus the actual threshold voltage VT differs from VT0 by the term given. Going back to the definition of QB, this term is equal to: In which γ is the substrate-bias (or body effect) coefficient.

Threshold Voltage Components (Cont.) The final expression for VT0 and VT are and The threshold voltage depends on the source-to-bulk voltage which is clearly separated out. The component is referred to as body effect. If the source to body voltage VSB is non-zero, the corrective term must be applied to VT0.

Threshold Voltage Components (Cont.) Those parameters in the VT equation are signed. The following table gives their signs for nMOS and pMOS transistor. For real designs, the threshold voltage, due to variation in oxide thickness, impurity concentrations, etc., VT0 and γ should be measured from the actual process. Parameter nMOS pMOS F   QB, QB0 γ VSB

Threshold Voltage Adjustment by Ion Implant Depletion mode nMOS A channel implanted with donors can be present for VGS<0. For this nMOS VT<0. Its symbols are as follows: G D B S

MOSFET Modes of Operation Cutoff Assume n-channel MOSFET and VSB=0 Cutoff Mode: 0≤VGS<VT0 The channel region is depleted and no current can flow gate drain source IDS=0 VGS < VT0

MOSFET Modes of Operation Linear Linear (Active, Triode) Mode: VGS≥VT0, 0≤VDS≤VD(SAT) Inversion has occurred; a channel has formed For VDS>0, a current proportional to VDS flows from source to drain Behaves like a voltage-controlled resistance gate drain source current IDS VDS < VGS – VT0

MOSFET Modes of Operation Pinch-Off Pinch-Off Point (Edge of Saturation) : VGS≥VT0, VDS=VD(SAT) Channel just reaches the drain Channel is reduced to zero inversion charge at the drain Drifting of electrons through the depletion region between the channel and drain has begun gate drain source current IDS VDS = VGS – VT0

MOSFET Modes of Operation Saturation Saturation Mode: VGS≥VT0, VDS≥VD(SAT) Channel ends before reaching the drain Electrons drift, usually reaching the drift velocity limit, across the depletion region to the drain Drift due to high E-field produced by the potential VDS-VD(SAT) between the drain and the end of the channel gate drain source IDS VDS > VGS – VT0

MOSFET I-V Characteristics Gradual Channel Approximation Preliminaries Gradual channel approximation will reduce the analysis to a one-dimensional current flow problem. Assumption VSB=0 VT0 is constant along the entire channel Ey dominates Ex  Only need to consider the current-flow in the y-dimension Cutoff Mode: 0≤VGS<VT0 IDS(cutoff) =0

Gradual Channel Approximation Linear Mode Linear Mode: VGS≥VT0, 0≤VDS≤VD(SAT) => VDS – VGS <VT0 The channel reaches to the drain. Vc(y): Channel voltage with respect to the source at position y Boundary Conditions: Vc(y=0)=Vs=0; Vc(y=L)=VDS VS=0 VDS<VDSAT VGS>VT0 Oxide Source Drain (p+) (p+) n+ n+ x y Channel y=0 y=L Substrate (p-Si) Depletion region VB=0

Gradual Channel Approximation Linear Mode (Cont.) QI (y): the mobile electron charge density in the surface inversion layer. QI (y)=-Cox·[VGS-VC(y)-VT0] The differential resistance (dR) of the channels can represented in terms of the mobile electron charge (QI (y)) in the surface inversion layer, and the electron surface mobility μn (about ½ of the bulk electron mobility) dy Source end Drain end Channel length = L y = 0 y = L Channel width= W xl Channel

Gradual Channel Approximation Linear Mode (Cont.) The differential resistance (dR) of the channels can represented in terms of the mobile electron charge (QI (y)) in the surface inversion layer, and the electron surface mobility μn (about ½ of the bulk electron mobility) dy Source end Drain end Channel length = L y = 0 y = L Channel width= W xd Channel

Gradual Channel Approximation Linear Mode (Cont.) Integrating the Ohm’s Law equality between the differential voltage in the channel and the differential resistance times the drain current, dy Source end Drain end Channel length = L y = 0 y = L Channel width= W xd Channel

Gradual Channel Approximation Linear Mode (Cont.) Finally, the drain current is To simplify the equation, we define κ’: the process transconductance parameter κ: the device transconductance parameter

Gradual Channel Approximation Pinch-Off, Saturation Pinch-Off Point (Edge of Saturation) : VGS≥VT0, VDS=VD(SAT) Channel just reaches the drain but is reduced to zero inversion charge at the drain Electrons drift through the depletion region between the channel and drain Saturation Mode: VGS≥VT0, VDS≥VGS - VT0 In pinch-off voltage from the channel end to the source is VD(SAT)=VGS - VT0. Substituting this for VDS in the equation for ID gives:

MOSFET I-V Characteristics I-V Plots, Channel Length Modulation Saturation equation yields curves independent of VDS. Not sure! So we consider the effect of channel length modulation. Quadratic Relationship 0.5 1 1.5 2 2.5 3 4 5 6 x 10 -4 V DS (V) I D (A) VGS= 2.5 V VGS= 2.0 V VGS= 1.5 V VGS= 1.0 V Resistive Saturation VDS = VGS - VT

MOSFET I-V Characteristics Channel Length Modulation With pinch-off the channel at the point y such that Vc(y)=VGS - VT0, The effective channel length is equal to L’ = L – ΔL ΔL is the length of channel segment over which QI=0. Place L’ in the ID(SAT) equation: VS=0 VDS>VDSAT VGS>VT0 Oxide y L’ ΔL L Source Drain (p+) (p+) n+ n+ Channel Pinch-off point (QI=0) Depletion region Substrate (p-Si) VB=0

MOSFET I-V Characteristics Channel Length Modulation ΔL increases with an increase in VDS. We can use λ: channel length modulation coefficient ID(SAT) can be rewritten as The above form produces a discontinuity of current at VDS=VGS-VT0. We can include the term in ID(lin) with little error since λ is typically less than 0.1. We will usually ignore λ in manual calculations.

MOSFET I-V Characteristics Substrate Bias Effect So far, VSB=0 and thus VT0 used in the equations. Clearly not always true – must consider body effect Two MOSFETs in series: VSB(M1) = VDS(M2) ≠ 0. Thus, VT0 in the M1 equation is replaced by VT = VT(VSB) as developed in the threshold voltage section. D S G M1 M2 VSB

MOSFET I-V Characteristics Substrate Bias Effect (Cont.) The general form of ID can be written as ID = f (VGS,VDS,VSB) which due to the body effect term is non-linear and more difficult to handle in manual calculations

MOSFET I-V Characteristics Summary of Analytical Equations The voltage directions and relationships for the three modes of pMOS are in contrast to those of nMOS. G D B S VDS VSB VGS ID G S B D VDS VSB VGS ID nMOS Mode ID Voltage Range Cut-off VGS<VT Linear (μnCox/2)(W/L)[2(VGS-VT)VDS-VDS2] VGSVT,VDS< VGS -VT Saturation (μnCox/2)(W/L)(VGS-VT)2(1+λVDS) VGS  VT,VDS  VGS -VT pMOS VGS>VT VGS  VT,VDS> VGS -VT VGS  VT,VDS VGS -VT

More Parameter Extraction Need numerical values for parameters in VT and ID equations Parameters can be derived from the measured I-V characteristics for a given MOSFET process. To illustrate, seeking Level 1 Spice model parameters VT0, μn(κn), γ, and λ To obtain VT0, μn(κn), and γ, we plot (ID)1/2 vs VDS = VGS with VSB set to zero and one positive value. MOSFET is in saturation mode (ignoring channel length modulation): Note that this (ideally!) gives a linear relationship that will allow us to determine κn and VTO. The slope of the lines is The intercept of the VSB = 0 line with the VGS axis is VT0

More Parameter Extraction (Cont.) Using the intercept of the line for VSB nonzero, the body effect coefficient γ can be found F can be obtained from the substrate acceptor density NA and other known physical constants ID VDS = VGS VSB VT1 VT0 VGS VSB = 0 VSB > 0 Slope =

More Parameter Extraction (Cont.) The I-V curve for VGS = VT0+1 can be used to obtain λ. ID(sat) = κn/2.(VGS-VT0)2.(1+ λ VDS)= κn/2.(1+ λ VDS) Therefore λ =2S/κn where S is the slope of this curve in the saturation region. ID VDS VGS VDS2 VDS1 ID1 VGS = VT0 + 1 ID2

More Parameter Extraction (Cont.) The Level 1 model is valid only for long devices and is obsolete for most of today’s technologies for detail simulation. Parameter extraction for more advanced models such as Level 3 or 4 is usually performed by an automatic parameter extraction system that optimizes the combined parameter values for a best non-linear fit to the I-V curves. Due to this optimization, derivation of Level 1 model by simply deleting selected parameters from a Level 3 model is invalided. Instead, use the Level 3 model to produce I-V curves and linear curve fitting to extract Level 1 parameters.

Summary Basic MOSFET operation Components of the threshold voltage Threshold voltage and body effect Drain currents MOSFET static parameter extraction from I-V plots All of the above for both nMOS and pMOS.