April 10, 20001 HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.

Slides:



Advertisements
Similar presentations
Technische universiteit eindhoven 1 Problem 16: Design-space Exploration Jeroen Voeten, Bart Theelen Eindhoven University of Technology Embedded Systems.
Advertisements

1 CONGESTION CONTROL. 2 Congestion Control When one part of the subnet (e.g. one or more routers in an area) becomes overloaded, congestion results. Because.
1 Chapter 8 Queueing models. 2 Delay and Queueing Main source of delay Transmission (e.g., n/R) Propagation (e.g., d/c) Retransmission (e.g., in ARQ)
Discrete Time Markov Chains
Nick McKeown CS244 Lecture 6 Packet Switches. What you said The very premise of the paper was a bit of an eye- opener for me, for previously I had never.
Routers with a Single Stage of Buffering Sundar Iyer, Rui Zhang, Nick McKeown High Performance Networking Group, Stanford University,
Towards Simple, High-performance Input-Queued Switch Schedulers Devavrat Shah Stanford University Berkeley, Dec 5 Joint work with Paolo Giaccone and Balaji.
Combined Input Output Queuing Switch Simulator The Laboratory of Computer Communication and Networking.
ECS 152A Acknowledgement: slides from S. Kalyanaraman & B.Sikdar
Performance analysis for high speed switches Lecture 6.
1 Input Queued Switches: Cell Switching vs. Packet Switching Abtin Keshavarzian Joint work with Yashar Ganjali, Devavrat Shah Stanford University.
Crossbar Switches Crossbar switches are an important general architecture for fast switches. 2 x 2 Crossbar Switches A general N x N crossbar switch.
1 Comnet 2006 Communication Networks Recitation 5 Input Queuing Scheduling & Combined Switches.
CSE 3504: Probabilistic Analysis of Computer Systems Topics covered: Moments and transforms of special distributions (Sec ,4.5.3,4.5.4,4.5.5,4.5.6)
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Input-Queued.
1 ENTS689L: Packet Processing and Switching Buffer-less Switch Fabric Architectures Buffer-less Switch Fabric Architectures Vahid Tabatabaee Fall 2006.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Statistical.
6/22/20151 CLOS-NETWORK SWITCHES. H. Jonathan Chao 6/22/2015 Page 2 A Growable Switch Configuration i j.
Oct 2004 Principles of Communication Networks 1 Source books D. Bertsekas and R. Gallager. Data Networks, 2 nd Ed., P- H. S. Keshav. An Engineering.
COMP680E by M. Hamdi 1 Course Exam: Review April 17 (in-Class)
1 Achieving 100% throughput Where we are in the course… 1. Switch model 2. Uniform traffic  Technique: Uniform schedule (easy) 3. Non-uniform traffic,
7/3/2015© 2007 Raymond P. Jefferis III1 Queuing Systems.
1 Netcomm 2005 Communication Networks Recitation 5.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Maximal.
Analysis of Input Queueing More complex system to analyze than output queueing case. In order to analyze it, we make a simplifying assumption of "heavy.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scheduling.
Discrete Random Variables and Probability Distributions
Router Architectures An overview of router architectures.
1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
Lesson 11: Solved M/G/1 Exercises
April 10, HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.
Model and tools. Traffic Model Poisson law – Napoléon worries about the statistics of horse accidents of his generals – Poisson confirms these are unfrequent.
Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)
Dynamic Networks CS 213, LECTURE 15 L.N. Bhuyan CS258 S99.
ATM SWITCHING. SWITCHING A Switch is a network element that transfer packet from Input port to output port. A Switch is a network element that transfer.
1 Copyright © Monash University ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University
Introduction to Queueing Theory
Network Design and Analysis-----Wang Wenjie Queueing System IV: 1 © Graduate University, Chinese academy of Sciences. Network Design and Analysis Wang.
The Router SC 504 Project Gardar Hauksson Allen Liu.
Routers. These high-end, carrier-grade 7600 models process up to 30 million packets per second (pps).
Computer Networks: Switching and Queuing Ivan Marsic Rutgers University Chapter 4 – Switching and Queuing Delay Models.
ISLIP Switch Scheduler Ali Mohammad Zareh Bidoki April 2002.
Packet Forwarding. A router has several input/output lines. From an input line, it receives a packet. It will check the header of the packet to determine.
Crossbar Switch Project
Case Study: The Abacus Switch CS Goals and Considerations Handles cell relay (fixed-size packets) Can be modified to handle variable-sized packets.
Belgrade University Aleksandra Smiljanić: High-Capacity Switching Switches with Input Buffers (Cisco)
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
Non-Preemptive Buffer Management for Latency Sensitive Packets Moran Feldman Technion Seffi Naor Technion.
SNRC Meeting June 7 th, Crossbar Switch Scheduling Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University
1 Buffering Strategies in ATM Switches Carey Williamson Department of Computer Science University of Calgary.
Throughput of Internally Buffered Crossbar Switch Saturday, February 20, 2016 Mingjie Lin
Virtual-Channel Flow Control William J. Dally
Using Traffic Models in Switch Scheduling Hammad M. Saleem Imran Q. Sayed June 3rd, 2002.
Competitive Queueing Policies for QoS Switches Nir Andelman Yishay Mansour An Zhu TAUTAUStanford.
Input buffered switches (1)
1 Chapter 7 Network Flow Slides by Kevin Wayne. Copyright © 2005 Pearson-Addison Wesley. All rights reserved.
scheduling for local-area networks”
Packet Forwarding.
Packet Switching (basics)
Static and Dynamic Networks
Chapter 7 Network Flow Slides by Kevin Wayne. Copyright © 2005 Pearson-Addison Wesley. All rights reserved.
Packet Scheduling/Arbitration in Virtual Output Queues and Others
Moment Generating Functions
Principles of Communication Networks
CS 4594 Broadband Switch Analysis.
Memory Management Algorithms Huan Liu, Damon Mosk-Aoyama
Techniques and problems for
Switch Performance Analysis and Design Improvements
Presentation transcript:

April 10, HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.

2 A basic switch - crossbar O(n 2 ) switching elements Simple control  E.g., FIFO buffers at inputs

3 head of line blocking – simple upper bound Assume nxn switch with uniform distribution of destination Probability for an output port not to be selected is  Capacity is bounded by 1-1/e = 0.63 For 2x2 switch the max capacity is 0.75 (tight bound)

4 head of line blocking – alternative calculation The success probability of an input port selection:

5 Dealing with HOL blocking Per-output queues at inputs (VOQ) Arbiter must choose one of the input ports for each output port How to select? Parallel Iterated Matching  inputs tell arbiter which outputs they are interested in  output selects one of the inputs  some inputs may get more than one grant, others may get none  if >1 grant, input picks one at random, and tells output  losing inputs and outputs try again Used in DEC Autonet 2 switch, McKeown’s iSLIP, and more.

6 PGF – Probability Generating Functions Let a be a random variable. The PGF is defined by moment generation

7 PGF Examples Poisson distribution Geometric distribution

8 PGF Examples Bernoulli distribution Binomial distribution

9 M/D/1 Queue To analyze: consider a slotted time scale arrivals q cells in queue n cells in system k-1 kk+1

10 M/D/1 Queue k-1 kk+1

11

12 Finding p(0)  is the utilization

13 The buffer statistics

14 Home assignment Show that for Poisson arrivals

15 Remarks Note that E(n)-E(q)=  =1-p(0)  The average number in service is 1·Pr(n≥1)=1-p(0) The time evolution equation for q:  Note that here we cannot simply isolate the terms, we need to be more careful.

16 HOL blocking analysis at steady state Assume NxN switch, destinations are uniformly distributed Packet queues are always full. B i m = number of packets at the end of time slot m that are blocked for input i. A i m = number of packets destined to output i moving to the head of the line during the mth time slot at “free” input queues. F m = number of cells transmitted in time slot m.

17 This is the form of the equation for the number of packets in M/D/1 queue We analyze the operation of a virtual queue. Based on home exercise: E[B i m ]=  0 2 /2(1-  0 )

18 Finding the utilization,  0