Integer Square Root CSE 670 Exam 1 Robert Hodge March 1, 2004.

Slides:

Advertisements

Similar presentations

Conversion and Coding (12)10.

Advertisements

Lecture 23: Registers and Counters (2)

Multiplication and Division

Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.

Full Adder Display. Topics A 1 bit adder with LED display Ripple Adder Signed/Unsigned Subtraction Hardware Implementation of 4-bit adder.

System Digital Encoder, Decoder, and Contoh Penerapanya.

Registers and Ranges. Register – Compared to a Calculator If there are only 9 digits available on display how long can the number displayed be? ANS: 9.

1 ALUs. 2 Topics: ALU Overview - core of the integer datapath - 2 operands, 32-bits wide, plus control signals Exercise: A simple multiplier.

Project Done By: Apurva Patel Vrajesh Patel Swapna Kalakonda.

Insertion Sort using FPGA’s Aaron Tiedje CSE 670 Winter 2004 March 1, 2004 Professor R. Haskell Embedded Systems using FPGA's.

Structural VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T3: ALU Design.

Finite State Machines Mano and Kime Sections 4-4, 4-5, 4-8.

CSE:-670 DESIGN OF EMBEDDED SYSTEMS USING FPGA. PROFESSOR:-Dr. RICHARD E. HASKELL. MIDTERM EXAM. NAME:-RAVI D. SHAH.

Switches, Pushbuttons, and LEDs Digilent Spartan 3 Board Lecture L2.1.

Algorithmic State Machines

CSE 140 Lecture 15 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.

They are the same as registers since they store binary numbers. Called shifting registers since they shift (left or right) the binary number stored in.

Advanced Instructions Most PLCs now support more advanced functions such as Floating point math, Boolean operations, Shifting, Sequencing, Program control.

Programmable Logic Controllers

SAP1 (Simple-As-Possible) Computer

COMPUTER NUMBER SYSTEMS & DIGITAL DEVICES By: Sohaib Rehman.

Digilab2 DIO1 Board. Digilab2 – DIO1 Boards 50 MHz clock mclk Prom socket Spartan IIE.

Integer Conversion Between Decimal and Binary Bases Conversion of decimal to binary more complicated Task accomplished by –Repeated division of decimal.

Introduction to structured VLSI Projects 4 and 5 Rakesh Gangarajaiah

 When adding radical expressions, you want to have the same root and radicand.  With the same root and radicand, you can add the coefficients and.

DAT2343 Arithmetic Circuits For Unsigned Binary Values © Alan T. Pinck / Algonquin College; 2003.

CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).

Instructor: Alexander Stoytchev

Divide Calculation Latency

Introduction to Microprocessors Chapter 2. Decimal or Base 10 Numbers  Have ten different digits (0-9)  It is a weighted number system. Each position.

SIMON Presented By: Amanda Buczkowski James Jenkins Fadi Hanna.

An Example Architecture. A Paper Computer - Woody Woody's characteristics Word size – 8 bits One word.

Dr. Hoganson CSIS 4381 Finite State Recognizer In this project, we will use the MicroStamp to function as a Finite State Recognizer (FSR). A FSR is a type.

1 ENGG 1015 Tutorial Three Examples of Finite State Machines Supplementary notes Learning Objectives  Learn about Design of Finite State Machines Ack.:

© T Madas. These days no one has the need to manually compute square roots. The algorithm which follows has been put to oblivion by the modern calculator,

Changing the Subject of A Formula. Menu Subject appears ONCE Subject appears TWICE New Subject raised to a power.

12.1 Squares and Square Roots Thursday, March 1, 2007.

Dan Boneh Intro. Number Theory Arithmetic algorithms Online Cryptography Course Dan Boneh.

160 as a product of its prime factors is 2 5 x 5 Use this information to show that 160 has 12 factors.

ECE 2110: Introduction to Digital Systems Number Systems: conversions.

Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.

Digital Design with SM Charts

1. Copyright  2005 by Oxford University Press, Inc. Computer Architecture Parhami2 Figure 11.1 Multiplication of 4-bit numbers in dot notation.

Advanced Binary b. describe and use two’s complement and sign and magnitude to represent negative integers; c. perform integer binary arithmetic, that.

COMPUTER ARITHMETIC Arithmetic with Signed-2's Complement Numbers

Array multiplier TU/e Processor Design 5Z032.

CSE 140 Lecture 14 System Designs

Question 8.18 (page 397) Design a digital system that multiplies two unsigned binary numbers by the repeated addition method. For example, to multiply.

Combinational Logic Circuits

CSE 102 Introduction to Computer Engineering

Sequential logic examples

ECE 434 Advanced Digital System L13

Chapter 11 © 2011, The McGraw-Hill Companies, Inc.

CSE 140 Lecture 15 System Designs

Computer Organization and Design

CS 140 Lecture 16 Professor CK Cheng 11/21/02.

To get y, multiply x by 3 then add 2 To get y, multiply x by negative ½ then add 2 To get y, multiply x by 2 then subtract 3 To get y, multiply x.

Chapter 1 Number System RGGP, Narwana.

Add, Subtract, Divide and Multiply Integers

Switching Theory and Logic Design Chapter 5:

14 Digital Systems.

ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on

The Determinant of a Matrix A is denoted by

Starter: There are 25 prime numbers under 100.

Year 7 Calculator Challenge Lesson

CS 140L Lecture 8 Professor CK Cheng 11/19/02.

Presentation transcript:

Integer Square Root CSE 670 Exam 1 Robert Hodge March 1, 2004

Square Root Calculator - Features BCD input rather than binary, via SW(1:8) Input up to 9999; two digits at a time Attempt to enter invalid BCD disallowed Invalid digits appear as underscores BTN4 advances state machine LD(1:3) display progress of operation (steps 1, 2, 3) BTN1 switches result display from square root to remainder value LED on main board lights up when BTN4, BTN1 or BN is pressed Result values are zero-suppressed on 7-segment display

Square Root – Control and Data Path Sqrt Control Unit Sqrt DataPath: add, subtract, compare >, BCD validate, BCD to binary, 16-bit multiply multiply by 100, shift registers shr_step shr_mask sel_display 2 load_value load_trial load_square load_root load_high valid_bcd square_gt_value mask0 clr clk BTN4BTN1bcd direct (controls display MUX) step result

Square Root Algorithm Algorithm and flowchart from Microchip tech bulletin TB040

State Machine: BCD Input and Validate

State Machine: Calculate Root