S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 32: Array Subsystems (DRAM/ROM) Prof. Sherief Reda Division of Engineering,

Slides:



Advertisements
Similar presentations
COEN 180 Flash Memory.
Advertisements

Semiconductor Memory Design. Organization of Memory Systems Driven only from outside Data flow in and out A cell is accessed for reading by selecting.
Sistemi Elettronici Programmabili1 Progettazione di circuiti e sistemi VLSI Anno Accademico Lezione Memorie (vedi anche i file pcs1_memorie.pdf.
Digital Integrated Circuits A Design Perspective
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.
Digital Integrated Circuits A Design Perspective
Design and Implementation of VLSI Systems (EN1600) Lecture08 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 25 - Subsystem.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley –
Chapter 10. Memory, CPLDs, and FPGAs
Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Introduction to CMOS VLSI Design Lecture 14: CAMs, ROMs, and PLAs Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 29: Datapath Subsystems 3/3 Prof. Sherief Reda Division of Engineering,
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 20: Circuit Design Pitfalls Prof. Sherief Reda Division of Engineering,
Introduction to CMOS VLSI Design CAMs, ROMs, and PLAs
Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES.
Design and Implementation of VLSI Systems (EN1600) lecture07 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
CAMs, ROMs, and PLAs. 2 Outline  Content-Addressable Memories  Read-Only Memories  Programmable Logic Arrays.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 18: Scaling Theory Prof. Sherief Reda Division of Engineering, Brown University.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 31: Array Subsystems (SRAM) Prof. Sherief Reda Division of Engineering,
Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.
Design and Implementation of VLSI Systems (EN0160) lecture03 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 21: Differential Circuits and Sense Amplifiers Prof. Sherief Reda Division.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 33: Array Subsystems (PLAs/FPGAs) Prof. Sherief Reda Division of Engineering,
S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
EE466:VLSI Design CAMs, ROMs, and PLAs. CMOS VLSI Design14: CAMs, ROMs, and PLAsSlide 2 Outline  Content-Addressable Memories  Read-Only Memories 
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Memories: –ROM; –SRAM; –DRAM. n PLAs.
Lecture 20: CAMs, ROMs, PLAs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 20: CAMs, ROMs, and PLAs2 Outline  Content-Addressable Memories  Read-Only Memories.
S. Reda EN1600 SP’08 Design and Implementation of VLSI Systems (EN0160) Lecture 28: Datapath Subsystems 4/4 Prof. Sherief Reda Division of Engineering,
Design and Implementation of VLSI Systems (EN1600) lecture05 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
55:035 Computer Architecture and Organization
Memory Basics Chapter 8.
Semiconductor Memories Lecture 1: May 10, 2006 EE Summer Camp Abhinav Agarwal.
12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.
Lecture on Electronic Memories. What Is Electronic Memory? Electronic device that stores digital information Types –Volatile v. non-volatile –Static v.
Semiconductor Memories.  Semiconductor memory is an electronic data storage device, often used as computer memory, implemented on a semiconductor-based.
© Digital Integrated Circuits 2nd Memories Digital Integrated Circuits A Design Perspective SemiconductorMemories Jan M. Rabaey Anantha Chandrakasan Borivoje.
Semiconductor Memories Mohammad Sharifkhani. Outline Introduction Non-volatile memories.
Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES Adapted from Jan Rabaey's IC Design. Copyright 1996 UCB.
Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.
Norhayati Soin 06 KEEE 4426 WEEK 14/2 31/03/2006 CHAPTER 6 Semiconductor Memories.
Memory Semiconductor Memory Classification ETEG 431 SG Size: Bits, Bytes, Words. Timing Parameter: Read, Write Cycle… Function: ROM, RWM, Volatile, Static,
Digital Design: Principles and Practices
Digital Logic Design Instructor: Kasım Sinan YILDIRIM
CSE477 L24 RAM Cores.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 24: RAM Cores Mary Jane Irwin ( )
ECE 300 Advanced VLSI Design Fall 2006 Lecture 19: Memories
Reading Assignment: Chapter 10 of Rabaey Chapter 8.3 of Weste
Washington State University
Computer Memory Storage Decoding Addressing 1. Memories We've Seen SIMM = Single Inline Memory Module DIMM = Dual IMM SODIMM = Small Outline DIMM RAM.
© Digital Integrated Circuits 2nd Memories Digital Integrated Circuits A Design Perspective SemiconductorMemories Jan M. Rabaey Anantha Chandrakasan Borivoje.
Washington State University
CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 22: Memery, ROM
1 Semiconductor Memories. 2 Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory EPROM E 2 PROM FLASH.
CMPEN 411 VLSI Digital Circuits Spring 2009 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey’s Digital Integrated Circuits, Second Edition,
Introduction to Computer Organization and Architecture Lecture 7 By Juthawut Chantharamalee wut_cha/home.htm.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
EE 534 summer 2004 University of South Alabama EE534 VLSI Design System summer 2004 Lecture 14:Chapter 10 Semiconductors memories.
Memory (Contd..) Memory Timing: Definitions ETEG 431 SG.
Recap DRAM Read Cycle DRAM Write Cycle FAST Page Access Mode
Information Storage and Spintronics 10
Digital Integrated Circuits A Design Perspective
Memory.
Semiconductor Memories
Lecture No. 41 Memory.
Electronics for Physicists
Lecture 20: CAMs, ROMs, PLAs
DIICD Class 13 Memories.
Presentation transcript:

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 32: Array Subsystems (DRAM/ROM) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley – Rabaey/Pearson]

S. Reda EN160 SP’07 Lecture outline Last time –Memory periphery (row/column circuitry) –Core cell: SRAM cells This time (different core cells) –DRAM cells –ROM cells –Non Volatile Read Write (NVRW) cells

S. Reda EN160 SP’07 3T DRAM cell XV dd -V t BL1 V dd WWL write RWLread BL2 V dd -V t VV  No constraints on device sizes (ratioless)  Reads are non-destructive  Value stored at node X when writing a “1” is V WWL - V tn M1 M2 M3 X BL1 BL2 WWL RWL CsCs

S. Reda EN160 SP’07 1T DRAM Cell M1 X BL WL CsCs C BL XV dd -V t WL write “1” BL V dd read “1” V dd /2 sensing Write: C s is charged (or discharged) by asserting WL and BL Read: Charge redistribution occurs between C BL and C s Read is destructive, so must refresh after read Leakage cause stored values to “disappear” → refresh periodically

S. Reda EN160 SP’07 The bit line is precharged to V DD /2

S. Reda EN160 SP’07 How DRAM cells are manufactured? Trench capacitor

S. Reda EN160 SP’07 DRAM subarray architectures sensitive to noise rejects common mode noise

S. Reda EN160 SP’07 ROMs Read-Only Memories are nonvolatile –Retain their contents when power is removed Mask-programmed ROMs use one transistor per bit –Presence or absence determines 1 or 0

S. Reda EN160 SP’07 NOR ROMs 4-word x 6-bit ROM –Represented with dot diagram –Dots indicate 1’s in ROM Word 0: Word 1: Word 2: Word 3: Looks like 6 4-input pseudo-nMOS NORs Dot diagram

S. Reda EN160 SP’07 NAND ROM All word lines high by default with exception of selected row No transistor with the selected word -> bitline pulled down Transistor with the selected word -> bitline remain high

S. Reda EN160 SP’07 Non Volatile Read/Write (NVRW) memories Floating gate Source Substrate Gate Drain n + n +_ p t ox t Device cross-section Schematic symbol G S D Same architecture as ROM structures A floating transistor gate is used similar to traditional MOS, except that an extra polysilicon strip is inserted between the gate and channel allow the threshold voltage to be progammable

S. Reda EN160 SP’07 Floating gate transistor programming 0 V - 5 V 0 V DS Removing programming voltage leaves charge trapped 5 V V 5 V DS Programming results in higherV T. 20 V 10 V5 V 20 V DS Avalanche injection Process is self-timing - Effectively increases Threshold voltage Floating gate is surrounded by an insulator material  traps the electrons

S. Reda EN160 SP’07 Flash Electrically Erasable ROMs Control gate erasure p-substrate Floating gate Thin tunneling oxide n 1 source n 1 drain programming To erase: ground the gate and apply a 12V at the source

S. Reda EN160 SP’07 Basic Operations in a NOR Flash Memory― Erase

S. Reda EN160 SP’07 Basic Operations in a NOR Flash Memory― Write

S. Reda EN160 SP’07 Basic Operations in a NOR Flash Memory― Read

S. Reda EN160 SP’07 Summary So far, we covered –Periphery ( row decoders / column circuitry) –For the memory core: SRAM cells DRAM cells ROM NVWRM