Fiber Channel Video Controller Mid-Project Review Tsachy Kapchitz & Michael Grinkrug Super.: Alex Gurovich Technion Digital Lab, Elbit Systems.

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

NS Training Hardware.
INPUT-OUTPUT ORGANIZATION
Lecture 4. Topics covered in last lecture Multistage Switching (Clos Network) Architecture of Clos Network Routing in Clos Network Blocking Rearranging.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Programmable Interval Timer
EECC694 - Shaaban #1 lec # 10 Spring Asynchronous Transfer Mode (ATM) ATM is a specific asynchronous packet-oriented information, multiplexing.
Shift Register Application Chapter 22 Subject: Digital System Year: 2009.
Counter Circuits and VHDL State Machines
Fiber Channel Video Controller uArchitecture Review Tsachy Kapchitz & Michael Grinkrug Super.: Alex Gurevich Technion Digital Lab, Elbit Systems.
D Channel Data Link Protocol Link access procedure on the D channel - LAPD.
Overview Finite State Machines - Sequential circuits with inputs and outputs State Diagrams - An abstraction tool to visualize and analyze sequential circuits.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Double buffer SDRAM Memory Controller Presented by: Yael Dresner Andre Steiner Instructed by: Michael Levilov Project Number: D0713.
FC Video Controller Performed by: Kapshitz Tsachy Grinkrug Michael Instructor: Alex Gurevich Cooperated with: Elbit Systems Ltd. Technion - Israel institute.
Fiber Channel Video Controller Students: Tsachy Kapchitz Michael Grinkrug Supervisor: Alex Gurovich in cooperation with: Elbit Systems המעבדה למערכות ספרתיות.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Transmission Characteristics 1. Introduction (Information Interchange codes) 2. Asynchronous and Synchronous Transmissions 3. Error detection (bit errors)
Fibre Channel Video Controller Project Description Kapshitz Tsachy Grinkrug Michael.
Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.
Adapted from Tanenbaum's Slides for Computer Networking, 4e The Data Link Layer Chapter 3.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל המעבדה למערכות ספרתיות מהירות High Speed Serial Link Traffic Generator & Analyzer Verification.
1 TRANSCEIVER TECHNOLOGY Presentation explores the Transceiver Design using a leading Manufactures Sales and Specification Sheets in the field. 1. Signaling.
INPUT-OUTPUT ORGANIZATION
SoftLogic 1 About SOLO SoftLogic Doojin Han
The University of New Hampshire InterOperability Laboratory Serial ATA (SATA) Protocol Chapter 10 – Transport Layer.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
SDR Test bench Architecture WINLAB – Rutgers University Date : October Authors : Prasanthi Maddala,
Microcomputer Systems Project By Shriram Kunchanapalli.
By: Daniel BarskyNatalie Pistunovich Supervisors: Rolf HilgendorfInna Rivkin.
Firmware based Array Sorter and Matlab testing suite Final Presentation August 2011 Elad Barzilay & Uri Natanzon Supervisor: Moshe Porian.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
EKT 221/4 DIGITAL ELECTRONICS II  Registers, Micro-operations and Implementations - Part3.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
CSI-2111 Computer Architecture Ipage Control, memory and I/O v Objectives: –To define and understand the control units and the generation of sequences.
LZRW3 Decompressor dual semester project Part A Mid Presentation Students: Peleg Rosen Tal Czeizler Advisors: Moshe Porian Netanel Yamin
1 DSP handling of Video sources and Etherenet data flow Supervisor: Moni Orbach Students: Reuven Yogev Raviv Zehurai Technion – Israel Institute of Technology.
Performed by:Yulia Turovski Lior Bar Lev Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Lecture 9 RTL Design Methodology. Structure of a Typical Digital System Datapath (Execution Unit) Controller (Control Unit) Data Inputs Data Outputs Control.
1 PCI Express Analyzer המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
A 3-D Rendering System Final Project Ben Hebert & Mayur Desai Spring 2005.
GBT SCA overview Slide 1-5 Work status Slide 6-10 Shuaib Ahmad Khan.
Mid presentation Part A Project Netanel Yamin & by: Shahar Zuta Moshe porian Advisor: Dual semester project November 2012.
Protocol Layering Chapter 11.
The labjack. WHAT IS A LABJACK? An interface box that allows a computer to interact with the real world by collecting data and passing out instructions.
8085 Microprocessor: Architecture & Support Components.
Computer Science: A Structured Programming Approach Using C1 Objectives ❏ To understand the differences between text and binary files ❏ To write programs.
WINLAB Open Cognitive Radio Platform Architecture v1.0 WINLAB – Rutgers University Date : July 27th 2009 Authors : Prasanthi Maddala,
TFT-LCD Display + Camera
박 유 진.  Short RF Range(~10m)  Reduce range by obstruction  Low data rate(1Mbps)  Normal Audio data rate : 1.5 Mbps  CD Quality Audio data rate :
The Data Link Layer RIS 251 Dr. ir. S.S. Msanjila.
The University of Adelaide, School of Computer Science
Class Exercise 1B.
EKT 221 : Digital 2 Serial Transfers & Microoperations
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Data Link Issues Relates to Lab 2.
Serial Communication Interface: Using 8251
Programmable Interval timer 8253 / 8254
RTL Design Methodology
Presentation transcript:

Fiber Channel Video Controller Mid-Project Review Tsachy Kapchitz & Michael Grinkrug Super.: Alex Gurovich Technion Digital Lab, Elbit Systems

Project Goals Design a controller that receives FC traffic from an external receiver and passes to memory only video data directed to it.

Block Diagram Input: –HP Receiver Output: –SRAM / LCD Interface: –Config. Params (address, video params etc.) –Status Register

Input Unit Functionality: –Get data [words], comma and clock from HP receiver –Combine the data into DW and pass to Frame Controller –Generate clock of half the frequency of the clock provided by HP receiver –Pass COM_DET signal with the relevant DW Input: (from HP receiver) –Data [15:0] –COM_DET signal –Clock (RBC) Output: (to Frame Controller) –Data [31:0] –Comma signal –Clock (half the frequency of RBC)

Input Unit - uArch

Input Unit - clock generation This clock (f/2) will be the operating clock of the controller (Frame / Container Controllers) Memory Unit (address placement and SRAM / LCD interface) will work at a different frequency (a bit higher)

Input Unit - Assumptions HP Receiver operates in 2-Bytes per clock mode (not Ping-Pong) FC frames are DW aligned, so comma always will be passed in parallel with SOF / EOF The data from HP is in 8 bits per Byte format (after 10 to 8 conversion)

Frame Controller Functionality: –Receive data from Input Unit by DW –Analyze the data on FC Header level –Pass the relevant payload to Container Controller –Generate FC frame status according to internal state in order to know the cause of the problem Input: (from Input Unit) –Data [31:0] –Clock (half of RBC) –Comma signal –Configuration registers (DID etc. from ConfStat) Output: (to Container Controller) –Data [31:0] –Valid + BC –New_Container –Frame Status Register

Frame Controller - functionality

Frame Controller - Block Diagram Frame header Analyzer - main FSM, that parses FC frame header fields Sequence Follower - figures the next expected sequence num. and sequence count CRC is only compared and OK/NOK bit set in status register Suspender - FIFO of depth 2 that suspends the data in order to get the end of the frame (CRC)

Frame Controller - uArch Frame Header Analyzer

Frame Controller - uArch Sequence Follower New_container is a pulse that accompanies the first DW of container header

Frame Controller - uArch Suspender BC : –11 - DW – Bytes – Bytes – Byte - #byte_fill

Frame Controller - Assumptions Sequence on FC level  1 video container Single sequence at a time (one video stream) The link is FIFO (no surpassing frames) Point to point connection (single sender) If an error on FC frame level occurs - current sequence will be discarded (thus current video frame will be partially lost) Upon CRC error only, the data will be passed through and an appropriate status will be generated

Frame Controller - Testing Methodology Frame Controller: –C program that generates a text file with FC frames Parameters to the program: (some are randomized to increase test coverage) –Num. of sequences –Max num. of frames per sequence –Frame size range (low & high limits) FC payload is a sequential data, that will be later changed to “FC Containers” –VHDL test-bench that reads an input file (text) and “simulates” HP-receiver using that input

Container Controller Functionality: –Get container from Frame Controller and write video objects to memory using an appropriate method, according to video system (with help of Memory Unit) –Write ancillary object to a separate memory Input: (from Frame Controller) –Data [31:0] –BC –Valid –New_Container –Memory Unit interface Output: (to Memory Unit) –SRAM interface –Memory Unit interface

Container Header

Container Controller - Block Diagram FIFO

Container Controller - Header Analyzer

Container Controller - Header Analyzer (cont.) Data flows through the block and relevant fields are checked and loaded into Object Information registers Objects size is loaded into a “temp” register and transferred together with offset Data SIZE Object Info Frame Contrl. Obj. Extractor

Container Controller - Objects Information

Container Controller - Object Extractor

Container Controller - Object Extractor FSM

Container Controller - Aligner

Container Controller - Memory Unit

Container Controller - Memory Unit FSM

Container Controller - Assumptions Memory Unit gets Index of the first valid (TYPE & Size) interlaced mode - video field  object Single video stream

Backup