Rapid Development of Radio Astronomy Instrumentation Using Open Source FPGA Boards, Tools and Libraries Center for Astronomy Signal Processing and Electronics.

Slides:



Advertisements
Similar presentations
Hao wang and Jyh-Charn (Steve) Liu
Advertisements

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
ENEL111 Digital Electronics
West Coast Spectrometer Team Mark Wagner, Berkeley project manager, FPGA designer Terry Filiba, data transport: FPGA --> CPU --> GPU Suraj Gowda, boosting.
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
NAIC-NRAO School on Single-Dish Radio Astronomy. Arecibo, July 2005
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Types of Parallel Computers
All things DBE… Francois Kapp Sub-system Manager: DBE On behalf of the DBE team present and past... S Rajan, E Bauermeister, A.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
FPGA chips and DSP Algorithms By Emily Fabes. 2 Agenda FPGA Background Reasons to use FPGA’s Advantages and disadvantages of using FPGA’s Sample VHDL.
Transient Science with the Allen Telescope Array Geoff Bower Berkeley.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
A bright millisecond radio burst of Extragalactic origin Duncan Lorimer, Matthew Bailes, Maura McLaughlin, David Narkevic and Froney Crawford Science (in.
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
Andrew Siemion SSL Colloquium April 10, 2009 Andrew Siemion SSL Colloquium April 10, 2009 Searching for Radio Ephemera: The Fly’s Eye AstroPulse Searching.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Digital Signal Processing.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Spectrometer PDR John.
Section I Introduction to Xilinx
April 15, Synthesis of Signal Processing on FPGA Hongtao
Highly Scalable Packetised correlators Jason Manley CASPER workshop 2009.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.
Backend electronics for radioastronomy G. Comoretto.
Making FPGAs a Cost-Effective Computing Architecture Tom VanCourt Yongfeng Gu Martin Herbordt Boston University BOSTON UNIVERSITY.
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array New VLBA capabilities.
Results of automatic, high time resolution GRB follow-up with the Parkes 12 m Keith Bannister Sydney Institute for Astronomy.
Correlators, Spectrometers, Beam Formers and VLBI using general purpose FPGA boards, tools & libraries (how to build eight radio astronomy instruments.
High Sensitivity VLBI Sheperd Doeleman MIT Haystack Observatory.
NTD/xNTD Signal Processing Presented by: John Bunton Signal Processing team: Joseph Pathikulangara, Jayasri Joseph, Ludi de Souza and John Bunton Plus.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
Correlator Growth Path EVLA Advisory Committee Meeting, March 19-20, 2009 Michael P. Rupen Project Scientist for WIDAR.
Next Generation Digital Back-ends at the GMRT Yashwant Gupta Yashwant Gupta National Centre for Radio Astrophysics Pune India CASPER meeting Cambridge.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
CASPER Packetised correlators Jason Manley CASPER workshop 2009.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array CASPER Workshop 2009.
EE3A1 Computer Hardware and Digital Design
Jason Manley, Aaron Parsons, Don Backer, Henry Chen, Terry Filiba, David MacMahon, Peter McMahon, Arash Parsa, Andrew Siemion, Dan Werthimer, Mel Wright.
The Correlators ( Spectrometers ) Mopra Induction - May 2005.
Large Area Surveys - I Large area surveys can answer fundamental questions about the distribution of gas in galaxy clusters, how gas cycles in and out.
Short introduction Pulsar Parkes. Outline PDFB – Single beam pulsar timing system CASPER – Single beam pulsar coherent dedispersion system.
The Allen Telescope Array Douglas Bock Radio Astronomy Laboratory University of California, Berkeley Socorro, August 23, 2001.
Review of developments in Australasia and mainland Asia Steven Tingay Swinburne University of Technology Next Generation correlator meeting, JIVE 27 -
A real-time software backend for the GMRT : towards hybrid backends CASPER meeting Capetown 30th September 2009 Collaborators : Jayanta Roy (NCRA) Yashwant.
Version 10.1 Xilinx Tools Update Terry Filiba CASPER Workshop II.
The Green Bank Telescope Frank Ghigo, National Radio Astronomy Observatory 7 th US VLBI Technical Meeting, Haystack, Nov 2009.
Collaboration for Astronomy Signal Processing and Electronics Research.
Cray XD1 Reconfigurable Computing for Application Acceleration.
Exploring the Unknown with CASPER Instrumentation Andrew Siemion CASPER Workshop 2011.
10 January 2006AAS EVLA Town Hall Meeting1 The EVLA: A North American Partnership The EVLA Project on the Web
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
WVU Astronomy / Engineering and The Green Bank Observatory Richard Prestage Scientist, NRAO.
Fermilab Scientific Computing Division Fermi National Accelerator Laboratory, Batavia, Illinois, USA. Off-the-Shelf Hardware and Software DAQ Performance.
Introduction to the FPGA and Labs
SETI Spectrometer Development for ALFA
EEE2135 Digital Logic Design Chapter 1. Introduction
Searching FRB with Jiamusi-66m Radio Telescope
The High Time Resolution Universe Survey Backend
Characteristics of Reconfigurable Hardware
Constructing a system with multiple computers or processors
Constructing a system with multiple computers or processors
The Uniboard  FPGA Processing for Astronomy
Correlator Growth Path
Types of Parallel Computers
Presentation transcript:

Rapid Development of Radio Astronomy Instrumentation Using Open Source FPGA Boards, Tools and Libraries Center for Astronomy Signal Processing and Electronics Research

CASPER The Friendly... Group Helping Open-source Signal-Processing Technology? (GHOST) ✴ Goal is to Develop High Performance Signal Processing Infrastructure for the Astronomy Community and Beyond. ✴ Open Source Everything. ✴ Use Commodity Off-the-shelf Hardware Where Possible. ✴ Provide Training and Tutorials (Wiki, Video Lectures, Workshops etc...) ✴ Promote Collaboration (30+ Universities and Observatories. ✴ Do Not Necessarily Concentrate or Specialize in Turn-Key Instruments.

The Problem With The Current Hardware Development Model ✴ Takes Five to Ten Years ✴ Cost Dominated by NRE Because of Custom Boards, Backplanes and Protocols ✴ Antiquated by the Time of Release ✴ Each Observatory Designs From Scratch Conventional Radio Astronomy Instrument Rack Conventional Radio Astronomy Compute Board

Solution: ✴ Low Number of Board Designs ✴ Can be Upgraded Piecemeal or All Together ✴ Reusable ✴ Standard Signal Processing Model Consistent Between Upgrades Modular Hardware IBOB Board BEE2 Board Roach Board

Modular Gateware ✴ Gateware is the Design Logic of FPGAs (Between Hardware and Software) ✴ Signal Processing Libraries Which Do Not Need to be Rewritten Every Hardware Generation (FFTs, PFBs, DDC) ✴ Implement Industry Standard Communication Protocols (10 Gb Ethernet, UDP) Platform-Independent Parameterized Gateware Transpose r PFB/FFT Buffer Integrator ADC iBOB “Pocket Spectrometer”

What is an FPGA? ✴ FPGA stands for Field Programmable Gate Array - as the name implies, they consist of a collection of reprogrammable digital logic elements ✴ The first commercially available FPGA was introduced in ✴ Common applications include telecommunications, cryptography, image processing, defense systems, etc..

What is an FPGA? ✴ FPGAs are programmable logic elements - bread-boards on a chip that can have their circuits reconfigured to perform specific tasks very efficiently. ✴ In addition to simple reconfigurable logic gates (AND, XOR, etc..) FPGAs often contain memory and dedicated multipliers.

Programming FPGAs module addsub (a, b, addnsub, result);input [7:0] a;input [7:0] b;input addnsub;output[8:0] result;reg[8:0] or b or addnsub) beginif (addnsub) result = a + b;else result = a - b;endendmodule Conventional Method: Hardware Description Languages (HDL) - Verilog, VHDL Conventional Method: Hardware Description Languages (HDL) - Verilog, VHDL ‣ Adding and Subtracting in Verilog ‣ Adding and Subtracting in C x = a + b;

Programming FPGAs A Graphical Approach:

The Leuschner Spectrometer

Step 1: Analog to Digital Conversion In IDL: result=sampler(..) Step 1: Analog to Digital Conversion In IDL: result=sampler(..)

The Leuschner Spectrometer Step 2: Channelization In IDL: spectra=fft(..) Step 2: Channelization In IDL: spectra=fft(..)

The Leuschner Spectrometer Step 3: Power and Accumulation In IDL: result = total(..) Step 3: Power and Accumulation In IDL: result = total(..)

Synthesis Simulink HDL Code Place and Route Binary FPGA Programming Instructions (Bitstream) The “Compilation” Process Download to IBOB

Leuschner Spectrometer System IF at 150 MHz 100 Mbit Ethernet (UDP) IDL “takespec” - receives UDP packets - stores payloads in raw binary format.log file IDL “readspec” - opens and reads binary.log files - checks for dropped packets - converts to native IDL array IDL “takespec” - receives UDP packets - stores payloads in raw binary format.log file IDL “readspec” - opens and reads binary.log files - checks for dropped packets - converts to native IDL array

High-Res Spectrometers 4-input ‘Pocket’ Correlators VLBI Channelizers

An 32-input Correlator: 16 iBOBs + 1 BEE2

An Arbitrary Sized Correlator: Using a commercial switch we can solve the interconnect problem and enable highly scalable instruments.

A Beowulf Cluster for Radio Astronomy

The Fly’s Eye A Search for Highly Energetic Dispersed Radio Transients using the Allen Telescope Array

Fly’s Eye Motivation Frequency vs. Time Waterfall (Lorimer 2007) Exciting Results From Lorimer et al. Lorimer, et. al., “A Bright Millisecond Radio Burst of Extragalactic Origin.” Science, 318, Possible Sources of Bright Short-Duration Radio Pulses: ‣ Evaporating primordial black holes ‣ Coalescing massive objects (NS-NS, NS-BH merger events) ‣ Emissions from cusps on cosmic strings ‣ ET ‣ RFI Pulses of this type could serve as an invaluable cosmological probe of the intergalactic medium.

Fly’s Eye Timeline ‣ November 19, Dan Werthimer and Geoff Bower have lunch to discuss transient search projects using the ATA. ‣ November 20, A group of mostly undergraduate students to begin building a transient instrument. ‣ December 22, Fly’s Eye Team installs Fly’s Eye at ATA. ‣ February, March Conducted 500 hours of weekend observations. ‣ April Present - Data analysis underway Lorimer, et. al., “A Bright Millisecond Radio Burst of Extragalactic Origin.” Science, 318, September 27, 2007 Fly’s Eye First Light December 22, 2007

Fly’s Eye Basics 44 independent spectrometers - constructed using a system of eleven iBOB/iADC quad spectrometers Built using open-source CASPER hardware and software libraries in about one month. Sky Coverage: beams square degrees Spectrometer Specifications (each): 208 MHz bandwidth, at 1430 MHz 128 spectral channels mS readout Distributions: Spatial, DM, Power, Pulse Width Sky Coverage: beams square degrees Spectrometer Specifications (each): 208 MHz bandwidth, at 1430 MHz 128 spectral channels mS readout Distributions: Spatial, DM, Power, Pulse Width Fly’s Eye Rack at ATA

Other Applications... VLBI Mark 5B Data Recorder - Haystack, NRAO Transient Searches - Fly’s Eye at ATA - UC Berkeley and Cornell Beamforming ATA & SMA - Weintroub, Urry, Milgrome et al. Oxford - Zarb-Adami et al. SETI: Arecibo - Werthimer, et al. JPL/UCB Deep Space Network - Levin et al. Pulsar Timing and Searching: NRAO, Berkeley, Swinburne, Jodrell Bank et al. Correlators and Imagers: ATA - Wright et al. EOR - Backer, Bradley, Parsons et al. CARMA Next Gen - Hawkins, Wright et al. MeerKAT/SKA South Africa - Jonas, Langman, et al. GMRT Next Gen Others....