Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response

Slides:



Advertisements
Similar presentations
EE 447 VLSI Design Lecture 7: Combinational Circuits
Advertisements

Introduction to CMOS VLSI Design Combinational Circuits
Design and Implementation of VLSI Systems (EN1600)
Logic Gate Delay Modeling -1 Bishnu Prasad Das Research Scholar CEDT, IISc, Bangalore
Topics Electrical properties of static combinational gates:
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Transistor nMOS Q channel = CV C = C g =  ox WL/t ox = C ox WL V = V gc – V t = (V gs – V ds /2) – V t v =  E  (mobility) E = V ds /L Time for carrier.
DC Characteristics of a CMOS Inverter
DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter
Lecture 5: DC & Transient Response
Lecture 9: Combinational Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Combinational Circuits2 Outline  Bubble Pushing  Compound Gates.
A Look at Chapter 4: Circuit Characterization and Performance Estimation Knowing the source of delays in CMOS gates and being able to estimate them efficiently.
S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
CMOS Transistor and Circuits
Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.
Introduction to CMOS VLSI Design Combinational Circuits.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
CMOS Digital Integrated Circuits 1 Lec 7 CMOS Inverters: Dynamic Analysis and Design.
Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.
Lecture #24 Gates to circuits
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.
Outline Noise Margins Transient Analysis Delay Estimation
DC and transient responses Lezione 3
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture10: Delay Estimation Prof. Sherief Reda Division of Engineering, Brown University.
S. Reda VLSI Design Design and Implementation of VLSI Systems (EN1600) lecture09 Prof. Sherief Reda Division of Engineering, Brown University Spring 2008.
CMOS VLSI Design4: DC and Transient ResponseSlide 1 EE466: VLSI Design Lecture 05: DC and transient response – CMOS Inverters.
EE4800 CMOS Digital IC Design & Analysis
Lecture 2: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Greco/Cin-UFPE (Material taken/adapted from Harris’ lecture notes)
EE 447 VLSI Design 4: DC and Transient Response1 VLSI Design DC & Transient Response.
Transistor Characteristics EMT 251. Outline Introduction MOS Capacitor nMOS I-V Characteristics (ideal) pMOS I-V Characteristics (ideal)
The CMOS Inverter Slides adapted from:
MOS Inverter: Static Characteristics
1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.
Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 04: CMOS Inverter (static view) Mary Jane.
Dec 2010Performance of CMOS Circuits 1 Instructed by Shmuel Wimer Eng. School, Bar-Ilan University Credits: David Harris Harvey Mudd College (Some material.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Introduction to CMOS VLSI Design Lecture 5: Logical Effort GRECO-CIn-UFPE Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Lecture 6: Logical Effort
Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.
Introduction to CMOS VLSI Design MOS devices: static and dynamic behavior.
Introduction to CMOS VLSI Design Lecture 9: Circuit Families
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2007.
Lecture 20 Today we will Look at why our NMOS and PMOS inverters might not be the best inverter designs Introduce the CMOS inverter Analyze how the CMOS.
Solid-State Devices & Circuits
Chapter 6 Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved. High-Speed CMOS Logic Design.
Circuit Delay Performance Estimation Most digital designs have multiple signal paths and the slowest one of these paths is called the critical path Timing.
Introduction to CMOS VLSI Design CMOS Transistor Theory
7-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon MOS Inverter — All essential features of MOS logic gates DC and transient characteristics.
Wujie Wen, Assistant Professor Department of ECE
COE 360 Principles of VLSI Design Delay. 2 Definitions.
CMOS VLSI Design Lecture 4: DC & Transient Response Younglok Kim Sogang University Fall 2006.
VLSI System Design DC & Transient Response
Introduction to CMOS VLSI Design Chapter 4 Delay
DC & Transient Response
Introduction to CMOS VLSI Design Lecture 5: DC & Transient Response
UNIT-II Stick Diagrams
Lecture 5: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
Presentation transcript:

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 2004

Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation 4: DC and Transient Response

Activity 1) If the width of a transistor increases, the current will increase decrease not change  2)     If the length of a transistor increases, the current will increase decrease not change 3)     If the supply voltage of a chip increases, the maximum transistor current will 4)     If the width of a transistor increases, its gate capacitance will 5)     If the length of a transistor increases, its gate capacitance will 6)     If the supply voltage of a chip increases, the gate capacitance of each transistor will 4: DC and Transient Response

Activity 1) If the width of a transistor increases, the current will increase decrease not change  2)     If the length of a transistor increases, the current will increase decrease not change 3)     If the supply voltage of a chip increases, the maximum transistor current will 4)     If the width of a transistor increases, its gate capacitance will 5)     If the length of a transistor increases, its gate capacitance will 6)     If the supply voltage of a chip increases, the gate capacitance of each transistor will 4: DC and Transient Response

DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter When Vin = 0 -> Vout = VDD When Vin = VDD -> Vout = 0 In between, Vout depends on transistor size and current By KCL, must settle such that Idsn = |Idsp| We could solve equations But graphical solution gives more insight 4: DC and Transient Response

Transistor Operation Current depends on region of transistor behavior For what Vin and Vout are nMOS and pMOS in Cutoff? Linear? Saturation? 4: DC and Transient Response

nMOS Operation Cutoff Linear Saturated Vgsn < Vgsn > Vdsn < 4: DC and Transient Response

nMOS Operation Cutoff Linear Saturated Vgsn < Vtn Vgsn > Vtn Vdsn < Vgsn – Vtn Vdsn > Vgsn – Vtn 4: DC and Transient Response

nMOS Operation Cutoff Linear Saturated Vgsn < Vtn Vgsn > Vtn Vdsn < Vgsn – Vtn Vdsn > Vgsn – Vtn Vgsn = Vin Vdsn = Vout 4: DC and Transient Response

nMOS Operation Cutoff Linear Saturated Vgsn < Vtn Vin < Vtn Vdsn < Vgsn – Vtn Vout < Vin - Vtn Vdsn > Vgsn – Vtn Vout > Vin - Vtn Vgsn = Vin Vdsn = Vout 4: DC and Transient Response

pMOS Operation Cutoff Linear Saturated Vgsp > Vgsp < Vdsp > 4: DC and Transient Response

pMOS Operation Cutoff Linear Saturated Vgsp > Vtp Vgsp < Vtp Vdsp > Vgsp – Vtp Vdsp < Vgsp – Vtp 4: DC and Transient Response

pMOS Operation Cutoff Linear Saturated Vgsp > Vtp Vgsp < Vtp Vdsp > Vgsp – Vtp Vdsp < Vgsp – Vtp Vgsp = Vin - VDD Vdsp = Vout - VDD Vtp < 0 4: DC and Transient Response

pMOS Operation Cutoff Linear Saturated Vgsp > Vtp Vin > VDD + Vtp Vgsp < Vtp Vin < VDD + Vtp Vdsp > Vgsp – Vtp Vout > Vin - Vtp Vdsp < Vgsp – Vtp Vout < Vin - Vtp Vgsp = Vin - VDD Vdsp = Vout - VDD Vtp < 0 4: DC and Transient Response

I-V Characteristics Make pMOS is wider than nMOS such that bn = bp 4: DC and Transient Response

Current vs. Vout, Vin 4: DC and Transient Response

Load Line Analysis For a given Vin: Plot Idsn, Idsp vs. Vout Vout must be where |currents| are equal in 4: DC and Transient Response

Load Line Analysis Vin = 0 4: DC and Transient Response

Load Line Analysis Vin = 0.2VDD 4: DC and Transient Response

Load Line Analysis Vin = 0.4VDD 4: DC and Transient Response

Load Line Analysis Vin = 0.6VDD 4: DC and Transient Response

Load Line Analysis Vin = 0.8VDD 4: DC and Transient Response

Load Line Analysis Vin = VDD 4: DC and Transient Response

Load Line Summary 4: DC and Transient Response

DC Transfer Curve Transcribe points onto Vin vs. Vout plot 4: DC and Transient Response

Operating Regions Revisit transistor operating regions Region nMOS pMOS A B C D E 4: DC and Transient Response

Operating Regions Revisit transistor operating regions Region nMOS pMOS A Cutoff Linear B Saturation C D E 4: DC and Transient Response

Beta Ratio If bp / bn  1, switching point will move from VDD/2 Called skewed gate Other gates: collapse into equivalent inverter 4: DC and Transient Response

Noise Margins How much noise can a gate input see before it does not recognize the input? 4: DC and Transient Response

Logic Levels To maximize noise margins, select logic levels at 4: DC and Transient Response

Logic Levels To maximize noise margins, select logic levels at unity gain point of DC transfer characteristic 4: DC and Transient Response

Transient Response DC analysis tells us Vout if Vin is constant Transient analysis tells us Vout(t) if Vin(t) changes Requires solving differential equations Input is usually considered to be a step or ramp From 0 to VDD or vice versa 4: DC and Transient Response

Inverter Step Response Ex: find step response of inverter driving load cap 4: DC and Transient Response

Inverter Step Response Ex: find step response of inverter driving load cap 4: DC and Transient Response

Inverter Step Response Ex: find step response of inverter driving load cap 4: DC and Transient Response

Inverter Step Response Ex: find step response of inverter driving load cap 4: DC and Transient Response

Inverter Step Response Ex: find step response of inverter driving load cap 4: DC and Transient Response

Inverter Step Response Ex: find step response of inverter driving load cap 4: DC and Transient Response

Delay Definitions tpdr: tpdf: tpd: tr: tf: fall time 4: DC and Transient Response

Delay Definitions tpdr: rising propagation delay From input to rising output crossing VDD/2 tpdf: falling propagation delay From input to falling output crossing VDD/2 tpd: average propagation delay tpd = (tpdr + tpdf)/2 tr: rise time From output crossing 0.2 VDD to 0.8 VDD tf: fall time From output crossing 0.8 VDD to 0.2 VDD 4: DC and Transient Response

4: DC and Transient Response

Delay Definitions tcdr: rising contamination delay From input to rising output crossing VDD/2 tcdf: falling contamination delay From input to falling output crossing VDD/2 tcd: average contamination delay tpd = (tcdr + tcdf)/2 4: DC and Transient Response

Simulated Inverter Delay Solving differential equations by hand is too hard SPICE simulator solves the equations numerically Uses more accurate I-V models too! But simulations take time to write 4: DC and Transient Response

Delay Estimation We would like to be able to easily estimate delay Not as accurate as simulation But easier to ask “What if?” The step response usually looks like a 1st order RC response with a decaying exponential. Use RC delay models to estimate delay C = total capacitance on output node Use effective resistance R So that tpd = RC Characterize transistors by finding their effective R Depends on average current as gate switches 4: DC and Transient Response

RC Delay Models Use equivalent circuits for MOS transistors Ideal switch + capacitance and ON resistance Unit nMOS has resistance R, capacitance C Unit pMOS has resistance 2R, capacitance C Capacitance proportional to width Resistance inversely proportional to width 4: DC and Transient Response

4: DC and Transient Response

Example: 3-input NAND Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R). 4: DC and Transient Response

Example: 3-input NAND Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R). 4: DC and Transient Response

Example: 3-input NAND Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R). 4: DC and Transient Response

3-input NAND Caps Annotate the 3-input NAND gate with gate and diffusion capacitance. 4: DC and Transient Response

3-input NAND Caps Annotate the 3-input NAND gate with gate and diffusion capacitance. 4: DC and Transient Response

3-input NAND Caps Annotate the 3-input NAND gate with gate and diffusion capacitance. 4: DC and Transient Response

4: DC and Transient Response

4: DC and Transient Response

Elmore Delay ON transistors look like resistors Pullup or pulldown network modeled as RC ladder Elmore delay of RC ladder 4: DC and Transient Response

Example: 2-input NAND Estimate worst-case rising and falling delay of 2-input NAND driving h identical gates. 4: DC and Transient Response

Example: 2-input NAND Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates. 4: DC and Transient Response

Example: 2-input NAND Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates. 4: DC and Transient Response

Example: 2-input NAND Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates. 4: DC and Transient Response

Example: 2-input NAND Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates. 4: DC and Transient Response

Example: 2-input NAND Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates. 4: DC and Transient Response

Example: 2-input NAND Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates. 4: DC and Transient Response

Delay Components Delay has two parts Parasitic delay 6 or 7 RC Independent of load Effort delay 4h RC Proportional to load capacitance 4: DC and Transient Response

Contamination Delay Best-case (contamination) delay can be substantially less than propagation delay. Ex: If both inputs fall simultaneously 4: DC and Transient Response

Diffusion Capacitance we assumed contacted diffusion on every s / d. Good layout minimizes diffusion area Ex: NAND3 layout shares one diffusion contact Reduces output capacitance by 2C Merged uncontacted diffusion might help too 4: DC and Transient Response

Layout Comparison Which layout is better? 4: DC and Transient Response