4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.

Slides:



Advertisements
Similar presentations
Counters Discussion D8.3.
Advertisements

CDA 3100 Recitation Week 11.
Review for Exam 2 Using MUXs to implement logic
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.
4bit Parallel to Serial Data Stream Converter By Ronne Abat Johnny Liu.
GROUP MEMBERS TU NGUYEN DINH LE. 4 bit Parallel input to serial output (4bit_PISO) shift REG.
Digital Signal Processor (DSP) By Steve D. Wong (166/198A) Ervin Rosario-Figueroa (166/198A) Lana Dam Ivan Pierre-Louis Cuong Nguyen Spring 2003 San Jose.
6-BIT THERMOMETER CODER
Viterbi Decoder: Presentation #10 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 10: 5 th April Final Design Corrections.
1 16 BIT KOGGE-STONE TREE ADDER Shayan Kazemkhani Nghia Do Jia Kang Yu Toan Luong Advisor: David Parent May 8 th 2006.
San Jose State University Department of Electrical Engineering Dec 5th, Fall 2005 EE 166 PROJECT Advisor: Prof. David Parent Group Members Radhika Arora,
Digital Circuit Review: Combinational Logic Logic operation –Need to know following two input gates: NAND, AND, OR, NOT, XOR –Need to know DeMorgan’s Theorems.
1 Simple FPGA David, Ronald and Sudha Advisor: Dave Parent 12/05/2005.
San Jose State University Electrical Engineering EE Bit Serial to Parallel Converter Prof. David Parent, PhD Members: Quang Ly Derek Kwong Hector.
1 DESIGN OF 4-BIT ALU Fairchild Semiconductor DM74LS181 Prashanth Kommuri Akram Khan Gopinath Akkinepally Advisor: Dr. David W. Parent 5 December 2005.
EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan.
ECE x26 Laboratory 4 Pavan Gunda. Overview Lab4 is the culmination of all your efforts of both the ECE x25 and ECE x26 labs. Integrates the designs built.
1 8-Bit Binary-to-Gray Code Converter Mike Wong Scott Echols Advisor: Dave Parent May 11, 2005.
4-bit ALU Yamei Li, Yuping Liang Hua Qu, James Hsu
CSCE 211: Digital Logic Design
1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.
1 Design of 4-bit ALU Swathi Dasoju Mahitha Venigalla Advisor: David W.Parent 6 th December 2004.
1 8 Bit Gray Code Converter Rasha Shaba Hala Shaba Kai Homidi Advisor: David Parent DATE 12/06/04.
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
FUNCTIONAL OVERVIEW Design a synchronous 4-bit up and down counter Operates at 25MHz on the positive edge of the clock Designed to drive a 10pF capacitive.
1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.
4 Bit Arithmetic Logic Unit Presented by Ipsita Praharaj, Shalaka Ghawate Advisor: Dr. David Parent Date:05/11/04.
1 5 bit binary to 1 of 32 select decoder (to be used in 5 bit DAC) Dan Brisco, Steve Corriveau Advisor: Dave Parent 14 May 2004.
1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.
8-Bit Gray Code Converter
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
1 5-bit Decimation Filter Loretta Chui, Xiao Zhuang Hock Cheah, Gita Kazemi Advisor: David Parent December 6, 2004.
4 Bit Serial to Parallel Data Stream Converter Vinaya Anne Kristy Lypen Michael Scheel Victor Zavaleta Vinaya Anne Kristy Lypen Michael Scheel Victor Zavaleta.
8 Bits Gray Code Converter By: Dawei Kou Flora Wu Linda Htay.
Counter Section 6.3.
Lecture 1 Combinational Logic Design & Flip Flop 2007/09/07 Prof. C.M. Kyung.
1 Four-Bit Serial Adder By Huong Ho, Long Nguyen, Lin-Kai Yang Ins: Dr. David Parent Date: May 17 th, 2004.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.
Designing of a D Flip-Flop Final Project ECE 491.
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.
Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.
© BYU 13 COUNTERS Page 1 ECEn 224 COUNTERS Counters Transition Tables Moore Outputs Counter Timing.
DLD Lecture 26 Finite State Machine Design Procedure.
D FLIP FLOP DESIGN AND CHARACTERIZATION -BY LAKSHMI SRAVANTHI KOUTHA.
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
Counters Prepared by: Careene McCallum-Rodney. Introduction Counters uses a Toggle Flip Flops to count either UP or DOWN in binary. A toggle flip flop.
COUNTERS Why do we need counters?
Counters Transition Tables Moore Outputs Counter Timing
D Flip Flop. Also called: Delay FF Data FF D-type Latches ‘Delayed 1 Clock Pulse’
3 BIT DOWN COUNTER SUBJECT: DIGITAL ELECTONICS CODE: COLLEGE: BVM ENGINEERING COLLEGE COLLEGE CODE:008 ELECTRONICS & TELECOMMUNICATION DEPT.
Summary Latch & Flip-Flop
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
Estimate power saving by clock slowdown for s5378 in 180nm and 32nm CMOS Chao Han ELEC 6270.
Sequential Circuit: Counter
12-bit counter and 2GHz oscillator
Registers and Counters
Lecture Part A Combinational Logic Design & Flip Flop
Assignment 1.
Registers and Counters
ECE 3130 – Digital Electronics and Design
Registers and Counters
Outline Registers Counters 5/11/2019.
74LS273 D Flip Flops and 74LS Mux Zachary Ryan
Registers and Counters
Registers and Counters
Presentation transcript:

4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh

Specifications Function Convert from binary to grey code Count from binary 0-15 Run with 200MHz Clock Load capacitance of 50fF Power = Area = (388 x 245)um^2 = um^2

Design Flow Design Converter Truth Table K-maps XOR 4 input converter 4 output converter Design Counter Flip Flop XOR 4 input counter 4 output counter

Flow Chart Counter DFF XOR DFF XOR Converter XOR

DFF Layout

DFF Timing Delay Fall Time

DFF Timing Delay Rise Time

Converter Schematic

Converter Layout

Converter Test Vectors

Counter Schematic

Counter Layout

Counter Test Vectors

Binary to Grey code Converter Layout

Binary to Grey code Converter Post Extracted Layout

Binary to Grey Code Converter Test Vectors

DFF LVS Counter LVS

Binary to Grey code Converter LVS Grey Code Converter LVS

Conclusion Our circuit should Run with a 200M Hz clock Have a load capacitance of 50fF Convert from binary to grey code correctly Our 4-bit grey code converter with converter is functional.