Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: September 28, Winter 2005.

Slides:



Advertisements
Similar presentations
Final Presentation Part-A
Advertisements

In this presentation you will:
Microprocessor and Microcontroller
Processor System Architecture
Pipeline transfer testing. The purpose of pipeline transfer increase the bandwidth for synchronous slave peripherals that require several cycles to return.
1 DIFFERENTIAL POLARIZATION DELAY LINE Controller FINAL REPORT D0215 Supervisor : Mony Orbach Performed by: Maria Terushkin Guy Ovadia Technion – Israel.
AMC – Adaptive Mirror Controller Project supervised by: Mony Orbach Project performed by: Koren Erez, Turgeman Tomer Project supervised by: Mony Orbach.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: November 23, Winter 2004.
Project Characterization Virtual Traffic Signal Presented by: Ron Herman Ofir Shentzer Technion – Israel Institute Of Technology Electrical Engineering.
Final Presentation 2004 Momentum Measurement Card (MMC) Project supervised by: Mony Orbach Project performed by: Hadas Preminger Uri Niv.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Asynchronous Pipelined Ring Interconnection for SoC Final Presentation One semester project, Spring 2005 Supervisor: Nitzan Miron Students: Ziv Zeev Shwaitser.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
DIFFERENTIAL POLARIZATION DELAY LINE controller Supervisor : Mony Orbach Performed by: Maria Terushkin Guy Ovadia Technion – Israel Institute of Technology.
AMC – Adaptive Mirror Controller Project supervised by: Mony Orbach Project performed by: Koren Erez, Turgeman Tomer Project supervised by: Mony Orbach.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
Performed by: Uri Niv Hadas Preminger Instructor: Mony Orbach Cooperated with: Physics Dep. המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ input/output and clock inputs Sequence of control signal combinations.
Students: Asulin Ofir Heller Itai Supervisor: Mony Orbach In association with: June 16, summer 2006.
USB Adapter for Experiment Board Created By : Itai Heller Ofir Asulin Supervised By: Mony Orbach.
Coordinate Based Tracking System
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
USB Adapter for Experiment Board Created By : Itai Heller Ofir Asulin Supervised By: Mony Orbach.
Students: Asulin Ofir Heller Itai Supervisor: Mony Orbach In association with: June 16, summer 2006.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: January 3, Winter 2005.
Robotic Arm Controller A VLSI Implementation Team: Justin Hamann & Dave McNamara Team: Justin Hamann & Dave McNamara Advisor: Dr. Vinod Prasad Advisor:
1 The 9-Pin Connector Pin abbreviations (numbers in parentheses are the 25D pin numbers): 1. CD (8) 2. RD (Rx) (3) 3. TD (Tx) (2) 4. DTR (20) 5. SG (Ground)
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Performed by: Nir Engelberg & Ezequiel Hadid Instructor: Mony Orbach Cooperated with: Electrical Engineering Laboratory המעבדה למערכות ספרתיות מהירות High.
ASPPRATECH.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
The Technion Israel institute of technology Electrical Engineering Dept. HSDS lab ECU project Part A final presentation By: Ehab Shakour & Gaby Shakour.
 Purpose of our project  Get real world experience in ASIC digital design  Use same tools as industry engineers  Get practical experience in microprocessor.
Part 1 Using the ARM board And start working with C Tutorial 5 and 6
Robotics Catchup/Review: switch, arithmetic, range, loop Bluetooth Lab: Finish parallel parking. Next: Use Bluetooth communication for calculate & send.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
Objectives How Microcontroller works
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
The 8253 Programmable Interval Timer
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
I/O Example: Disk Drives To access data: — seek: position head over the proper track (8 to 20 ms. avg.) — rotational latency: wait for desired sector (.5.
Case Study Computer Controlled Radiation Monitoring System
Autonomous Helicopter James LydenEE 496Harris Okazaki.
Jim Ng 15/1/2014 CENG4480 TUTORIAL 1. ABOUT ME Current MPhil Student supervised by Prof. Mak You can find me at Rm116 in SHB
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
Slide 1 Project 1 Task 2 T&N3311 PJ1 Information & Communications Technology HD in Telecommunications and Networking Task 2 Briefing The Design of a Computer.
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Semester A final Presentation.
Computer Hardware – System Unit
SpecctraQuest Simulation Winter 2004 Winter 2004 Midterm Presentation Midterm Presentation Date : Student : Kobi Ochayon Supervisor : Moni Orbach.
Time Management.  Time management is concerned with OS facilities and services which measure real time.  These services include:  Keeping track of.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
GOVERNMENT POLYTECHNIC RAJKOT 1 NAMEEN.NO. TADVI PRAGNESH A PATEL ANKIT D PATEL VIRAL S PATEL JAYESH M
FSAE Engine Management System Adolfo Pereira Donald Zucaro Lee McDade Jeremy Belge Sun-Jet Liu Marcin Trelinski Advisor: Dr. Alan Nye Sponsor: FSAE Formula.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Operating Systems Overview: Using Hardware.
Computer Hardware – System Unit
IBM PC Controlled Keypunch4b
Reference Sources Profibus Documentation Contacts
Operating Systems Chapter 5: Input/Output Management
Chapter 13: I/O Systems.
Presentation transcript:

Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: September 28, Winter 2005

Project Goals: Developing a Communication adapter to connect between a USB PC Port and an Experiment board.

RS232 is disappearing from the PC’s. We can find a USB Port in all computers today. USB supports a bigger flow of data. In addition, the existing communication adapter includes a microcontroller, which contents are unknown. Why USB instead of RS232?

Requirements : A standard adapter for all the boards in the laboratory. Support currently used applications. Hi grade of reliability.

How the system works today? 1)PC Program is loaded and the Experiment Board is turned on. 2)The student enters the board number and board type used. 3)In the PC a number is randomly chosen. 4)The PC sends to the board the board number, the board type and the randomly chosen number. 5)The communication adapter verifies the correctness of the received data. 6)The randomly chosen number is used by the Ex. Board to set the value of the different components. 7)The PC loads the expected results based on this number.

Block Diagram PC Experiment Board USB USB adapter + FPGA Wire-up card 22 9 Communication board

We have used in this project a board designed at a previous semester. It contains a USB connector which connects the PC to the FPGA. USB connector and FPGA Cyclone FPGA Transceivers DLPDLP CLK PCB EPCS Reset PCPC D-9 D-15

The FPGA Tasks 1.Gets the draw number, the board type and number from the pc. 2.Signals the buzzer. 3.Compares the board number and type to the numbers received from the Interface Card. 4.If it doesn’t match - sends an error number to the PC. 5.Fixes the component values at the board as required.

The FPGA Top Level

Operating Machine Block The Operating Machine block is the core of the whole system. This block is synchronized with the PC application through the DLP. The Operating Machine (OM) works as following: 1.After Boot-Up, waits until the DLP sends a ready signal. 2.Reads the real Board type and Board number from the wire-up card and activate the Switch unit to read the Board type and number from the DLP.

3.Activate the switch unit to read from the DLP the number to be set at the counter. 4.Activate the buzzer unit. 5.Compare the real board type and number with those requested by the PC program and produces an error/success message: Error = 1: Real board type is different from requested. Error = 2: Real board number is different from requested. Error = 5: Real board number and type match the requested (success). 6.In case of success send to the draw unit the number to be set at the counter and activate it. 7.Activate the switch unit to send the error number to the PC through the DLP. The OM works as following (cont’):

Draw Block This unit is used to set the values of the component to be used in the experiment. The draw block controls a cyclic counter placed at the experimental board. The block works as follows: 1.gets a start flag and a draw number (0-3) from the OM. 2.compares that number with the actual output of the counter. 3.if there is no match, sends a start running signal to the counter. 4.every counter cycle do step 2, until there is a match.

Other Blocks Switch Unit – Performs the read and write operations of the DLP. The unit is controlled by the OM. The reading and writing is done according to the read/write cycles of the DLP. Buzzer Unit - This unit controls the activation of the buzzer placed on the card.

Wire-up Card To The FPGA To The Experiment Board Board Number BUZZER Counter Control Power Stabilizer 1Board Type 1 1 Diode ~12 v XX GND

The Counter Control 1.When the counter control gets a pulse from the FPGA, it disconnects Vin and Vout. 2.As a result, a counter in the ex. board starts running. 3.The counter’s result is returned to the FPGA. 4.When the desired address is reached, the pulse stops.

The Buzzer – When the data is received from the PC, the FPGA send a signal to the buzzer, to indicate connection. The Board Number – There are lots of Boards in the lab. This is the serial number of the board. It is set by a dip-switch. The Board Type – There are different types of boards. The type is also set by a dip-switch. Other Elements

The PC Application a simple PC application has been built in order to verify the correctness of the communication adapter. The application flow chart: END Initialize USB connection No Ask user for type and serial number interval Yes Is a device connected? Ask user for desired drawn number. Send the entered numbers to the experimental board Read the result sent by the experimental board. Print on the screen the error/succeed message based on the received result END Initialize USB connection No Ask user for type and serial number Yes Is a device connected? Ask user for desired drawn number. Send the entered numbers to the experimental board Read the result sent by the experimental board. Print on the screen the error/succeed message based on the received result

Summery The communication adapter prototype operation has been tested in 2 ways: 1.by simulations using a signal generator. 2.by connecting it to a real experiment board. both were successful. Now, after the prototype is finished, a second team is developing the printed circuit.

See you at master studies!