4/28/05 Raghuraman: ELEC7250 1 To Generate a Single Test Vector to detect all/most number of faults in a given set Project by: Arvind Raghuraman Course.

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Advertisements

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 121 Lecture 12 Advanced Combinational ATPG Algorithms  FAN – Multiple Backtrace (1983)  TOPS – Dominators.
Appendix: Other ATPG algorithms 1. TOPS – Dominators Kirkland and Mercer (1987) n Dominator of g – all paths from g to PO must pass through the dominator.
An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.
4/28/05Ray: ELEC Fault Diagnosis Using Fault Dictionaries and Probability Adam Ray April 28, 2005.
Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 91 Lecture 9 Combinational Automatic Test-Pattern Generation (ATPG) Basics n Algorithms and representations.
Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA.
Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.
Algorithms and representations Structural vs. functional test
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 9alt1 Lecture 9alt Combinational ATPG (A Shortened version of Original Lectures 9-12) n ATPG problem.
Sep. 30, 2003Agrawal: ITC'031 Fault Collapsing Via Functional Dominance Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 61 Design for Testability Theory and Practice Lecture 6: Combinational ATPG n ATPG problem n Example.
August 29, 2003Agrawal: VDAT'031 It is Sufficient to Test 25% of Faults Vishwani D. Agrawal Rutgers University, ECE Dept., Piscataway, NJ 08854, USA
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11alt1 Lecture 11alt Advances in Combinational ATPG Algorithms  Branch and Bound Search  FAN – Multiple.
A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,
Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count- Directed Clustering Aiman El-Maleh and Saqib Khurshid King Fahd University.
1 Lecture 10 Redundancy Removal Using ATPG n Redundancy identification n Redundancy removal Original slides copyright by Mike Bushnell and Vishwani Agrawal.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
ELEC7250: VLSI Testing Spring 2004 Experimental Analysis of Fault Collapsing Methods Dixit, Ayoush M.
1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram
Exclusive Test and its Application to Fault Diagnosis Vishwani D. Agrawal Dong Hyun Baik Yong C. Kim Kewal K. Saluja Kewal K. Saluja.
Partial Scan Design with Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems, Circuits and Systems Research Lab Murray Hill, NJ 07974, USA.
ELEC 7250 – VLSI Testing (Spring 2005) Place and Time: Broun 235, Tuesday/Thursday, 11:00AM—12:15PM Catalog data: ELEC VLSI Testing (3) Lec. 3. Pr.,
SAT Algorithms in EDA Applications Mukul R. Prasad Dept. of Electrical Engineering & Computer Sciences University of California-Berkeley EE219B Seminar.
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
February 4, 2009Shukoor: MS Thesis Defense1 Fault Detection and Diagnostic Test Set Minimization Master’s Defense Mohammed Ashfaq Shukoor Dept. of ECE,
Independence Fault Collapsing and Concurrent Test Generation Thesis Advisor: Vishwani D. Agrawal Committee Members: Victor P. Nelson, Charles E. Stroud.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 101 Lecture 10 Combinational ATPG and Logic Redundancy n Redundancy identification n Redundancy removal.
ELEN 468 Lecture 231 ELEN 468 Advanced Logic Design Lecture 23 Testing.
Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’
Spring 08, Apr 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Combinational Circuit ATPG Vishwani D. Agrawal.
Unit II Test Generation
VLSI Testing Lecture 7: Combinational ATPG
Muralidharan Venkatasubramanian Vishwani D. Agrawal
April 3, 2003Agrawal: Fault Collapsing1 Hierarchical Fault Collapsing; Functional Equivalences and Dominances Vishwani D. Agrawal Rutgers University, Dept.
ECE 260B – CSE 241A Testing 1http://vlsicad.ucsd.edu ECE260B – CSE241A Winter 2005 Testing Website:
Dominance Fault Collapsing 1 VLSI TESTING PROJECT Dominance Fault Collapsing Anandshankar Mudlapur Arun Balaji Kannan Muthu Balaji Ramkumar Muthu Balan.
CAS 721 Course Project Minimum Weighted Clique Cover of Test Set By Wei He ( )
A New ATPG Algorithm for 21 st Century: The wojoRithm John Sunwoo Electrical & Computer Engineering Auburn University, AL.
EE141 VLSI Test Principles and Architectures Test Generation 1 1 中科院研究生院课程: VLSI 测试与可测试性设计 第 5 讲 测试生成 (1) 李晓维 中科院计算技术研究所
Multiple-Vector Column-Matching BIST Design Method Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University.
Fast and Efficient Static Compaction of Test Sequences Based on Greedy Algorithms Jaan Raik, Artur Jutman, Raimund Ubar Tallinn Technical University, Estonia.
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
Lecture 9 Advanced Combinational ATPG Algorithms
Dominance Fault Collapsing
Algorithms and representations Structural vs. functional test
Algorithms and representations Structural vs. functional test
Definitions D-Algorithm (Roth) D-cubes Bridging faults
VLSI Testing Lecture 7: Combinational ATPG
Pattern Compression for Multiple Fault Models
Automatic Test Generation for Combinational Circuits
VLSI Testing Lecture 8: Sequential ATPG
Lecture 12 Advanced Combinational ATPG Algorithms
A New ATPG Algorithm for 21st Century: The wojoRithm
Fault Collapsing via Functional Dominance
Fault Models, Fault Simulation and Test Generation
A Primal-Dual Solution to Minimal Test Generation Problem
VLSI Testing Lecture 7: Combinational ATPG
Automatic Test Pattern Generation
Veeraraghavan Ramamurthy
Presentation transcript:

4/28/05 Raghuraman: ELEC To Generate a Single Test Vector to detect all/most number of faults in a given set Project by: Arvind Raghuraman Course Project ELEC 7250

4/28/05Raghuraman: ELEC72502 Problem Statement The Objective of the project is to determine a test vector that could detect all/most number of faults in a given set. The Objective of the project is to determine a test vector that could detect all/most number of faults in a given set. As a suggested improvement investigation was done on extending the algorithm developed for test set compaction. As a suggested improvement investigation was done on extending the algorithm developed for test set compaction.

4/28/05Raghuraman: ELEC72503 Background work Major Combinational ATPG Algorithms: D-Algorithm (Roth) D-Algorithm (Roth) PODEM (Goel) – 1981PODEM (Goel) – 1981 Advanced ATPG Algorithms: FAN – Multiple Backtrace (1983) FAN – Multiple Backtrace (1983) TOPS – Dominators (1987) TOPS – Dominators (1987) SOCRATES – Learning (1988) SOCRATES – Learning (1988) Legal Assignments (1990) Legal Assignments (1990) EST – Search space learning (1991) EST – Search space learning (1991) BDD Test generation (1991) BDD Test generation (1991) Implication Graphs and Transitive Closure ( ) Implication Graphs and Transitive Closure ( ) Recursive Learning (1995) Recursive Learning (1995)

4/28/05Raghuraman: ELEC72504 ATPG / Vector Detection Algorithm Combinational circuitATALANTA ATPG SET – F n {TF n1, TF n2,....TF nm } F1 - > (TFn1) = {TV1,TV4,TV6} F2 - > (TFn2) = {TV7, TV8,TV6,TV1} F3- > (TFn3) = {TV27, TV5,TV6,TV13} …….. TFnm Output From ATALANTA ATPG Equivalence Collapsing and ATPG Bench file for the given combinational circuit SET - TVFn = {TVFn1, TVFn2,....TVFnm} TV1 - > (TVFn1) = {f1,f4,f6} TV2 - > (TVFn2) = {f7,f8,f6,f1} TV3- > (TVFn3) = {f27,f5,f6,f13} …….. TVFnm Set Manipulation R = MAXIMUM Set Size (SET - TVFnm)  TVx Test Vector TVx Detects the most / All Faults in the given combinational Circuit

4/28/05Raghuraman: ELEC72505 Snap Shot of the application

4/28/05Raghuraman: ELEC72506 Suggested Improvements Test Compaction strategy: The vector The vector TVx and the faults detected by the vector are dropped from the parent lists. Now by rerunning the same algorithm we get another vector that detects the most number of faults. Repeat step 1. By repeating the process and by keeping track of the fault coverage after every iteration we can obtain a compact test set with required fault coverage.

4/28/05Raghuraman: ELEC72507 Results Circuit under Test : c17.bench combinational circuit Number of test patterns : 54 Number of test patterns : 54 Fault coverage : % Fault coverage : % Number of collapsed faults : 22 Number of collapsed faults : 22 Application output Test Vector " 000xx " detects 1 faults Test Vector " 001xx " detects 1 faults Test Vector " 00xxx " detects 2 faults Test Vector " 010xx " detects 3 faults Test Vector " 0110x " detects 5 faults Test Vector " 0111x " detects 3 faults Test Vector " 100xx " detects 4 faults Test Vector " " detects 1 faults Test Vector " 101x0 " detects 1 faults Test Vector " 101xx " detects 2 faults Test Vector " 110xx " detects 3 faults Test Vector " " detects 2 faults Test Vector " " detects 1 faults Test Vector " " detects 1 faults Test Vector " " detects 1 faults Test Vector " 1111x " detects 2 faults Test Vector " 1x1xx " detects 1 faults Test Vector " x0011 " detects 1 faults Test Vector " x00x0 " detects 1 faults Test Vector " x00x1 " detects 3 faults Test Vector " x0101 " detects 3 faults Test Vector " x0111 " detects 2 faults Test Vector " x0xx0 " detects 1 faults Test Vector " x101x " detects 1 faults Test Vector " x10x0 " detects 1 faults Test Vector " x10xx " detects 2 faults Test Vector " x1100 " detects 1 faults Test Vector " x110x " detects 1 faults Test Vector " x111x " detects 2 faults Test Vector " xx111 " detects 1 faults Application Result Test Vector " 0110x " detects 5 faults

4/28/05Raghuraman: ELEC72508 Conclusion The Application developed correctly identifies the test vector of interest. The Application developed correctly identifies the test vector of interest. The proposed strategy for test compaction should be tested on other circuits and its performance should be ascertained. The proposed strategy for test compaction should be tested on other circuits and its performance should be ascertained. The Application can be used as a Generic Tool for any combinational circuits, it can directly accept the output file from ATALANTA and generate the test vector of interest. The Application can be used as a Generic Tool for any combinational circuits, it can directly accept the output file from ATALANTA and generate the test vector of interest.

4/28/05Raghuraman: ELEC72509 References Class Lecture Notes ELEC 7250 Class Lecture Notes ELEC 7250 Essentials of Electronic Testing, Michael L.Bushnell, Vishwani D.Agarwal Essentials of Electronic Testing, Michael L.Bushnell, Vishwani D.Agarwal