Low Power Design for Wireless Sensor Networks Aki Happonen.

Slides:



Advertisements
Similar presentations
Self-Timed Logic Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical and.
Advertisements

Andrey Mokhov, Victor Khomenko Danil Sokolov, Alex Yakovlev Dual-Rail Control Logic for Enhanced Circuit Robustness.
A 2 -MAC: An Adaptive, Anycast MAC Protocol for Wireless Sensor Networks Hwee-Xian TAN and Mun Choon CHAN Department of Computer Science, School of Computing.
Self-Timed Systems Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical.
CLUSTERING IN WIRELESS SENSOR NETWORKS B Y K ALYAN S ASIDHAR.
Cooperative Multiple Input Multiple Output Communication in Wireless Sensor Network: An Error Correcting Code approach using LDPC Code Goutham Kumar Kandukuri.
FHSS vs. DSSS Presented by Ali Alhajhouj. Presentation Outline Introduce the issues involved in the system behaviors for FHSS and DSSS systems used in.
RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,
Topic 3: Sensor Networks and RFIDs Part 2 Instructor: Randall Berry Northwestern University MITP 491: Selected Topics.
A 16-Bit Kogge Stone PS-CMOS adder with Signal Completion Seng-Oon Toh, Daniel Huang, Jan Rabaey May 9, 2005 EE241 Final Project.
1 Clockless Logic Montek Singh Thu, Jan 13, 2004.
1 A Single-supply True Voltage Level Shifter Rajesh Garg Gagandeep Mallarapu Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
Adaptive Self-Configuring Sensor Network Topologies ns-2 simulation & performance analysis Zhenghua Fu Ben Greenstein Petros Zerfos.
Wireless Distributed Sensor Networks Special Thanks to: Jasvinder Singh Hitesh Nama.
Data Communications Chapter 6 The Data Communications Interface.
Wireless Video Sensor Networks Vijaya S Malla Harish Reddy Kottam Kirankumar Srilanka.
1 paper I design and implementation of the aegis single-chip secure processor using physical random functions, isca’05 nuno alves 28/sep/06.
Data Communication and Networking 332 Hardware Components of Data Communication.
Indian Institute of Technology Hyderabad WIRELESS HEADPHONES USING INFRARED RAYS Submitted by: VAMSI CHANDRA-ES12B1012VAMSI CHANDRA-ES12B1012 GOKUL ARVIND-ME12B1017GOKUL.
Adaptive Video Coding to Reduce Energy on General Purpose Processors Daniel Grobe Sachs, Sarita Adve, Douglas L. Jones University of Illinois at Urbana-Champaign.
Jin-Shyan Lee, Yu-Wei Su, and Chung-Chou Shen
1 Energy Efficient Communication in Wireless Sensor Networks Yingyue Xu 8/14/2015.
Mitigating DoS Attacks against Broadcast Authentication in Wireless Sensor Networks Peng Ning, An Liu North Carolina State University and Wenliang Du Syracuse.
Introduction.
Telecommunications Networking II Lecture 39 Next Generation Wireless.
CDMA WIRELESS DATA TRANSMITTER By Vijay kumar kintali B.tech 7 th semester Regd no:
THE RADIO OF THE FUTURE Natarajan.P No. 17 S7 Electronics & Comm. PTDC College of Engineering, Thiruvananthapuram.
Power Reduction for FPGA using Multiple Vdd/Vth
Clockless Chips Date: October 26, Presented by:
Low-Power Wireless Sensor Networks
RT-Link: A Time-Synchronized Link Protocol for Energy-Constrained Multi- hop Wireless Networks Anthony Rowe, Rahul Mangharam and Raj Rajkumar CMU SECON.
1 EE5900 Advanced Embedded System For Smart Infrastructure Energy Efficient Scheduling.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
Paper review: High Speed Dynamic Asynchronous Pipeline: Self Precharging Style Name : Chi-Chuan Chuang Date : 2013/03/20.
1 Distributed Energy-Efficient Scheduling for Data-Intensive Applications with Deadline Constraints on Data Grids Cong Liu and Xiao Qin Auburn University.
ECS 152A 4. Communications Techniques. Asynchronous and Synchronous Transmission Timing problems require a mechanism to synchronize the transmitter and.
November 4, 2003APOC 2003 Wuhan, China 1/14 Demand Based Bandwidth Assignment MAC Protocol for Wireless LANs Presented by Ruibiao Qiu Department of Computer.
SENSOR NETWORKS BY Umesh Shah Mayuresh Patil G P Reddy GUIDES Prof U.B.Desai Prof S.N.Merchant.
RF network in SoC1 SoC Test Architecture with RF/Wireless Connectivity 1. D. Zhao, S. Upadhyaya, M. Margala, “A new SoC test architecture with RF/wireless.
William Stallings Data and Computer Communications
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
Reader: Pushpinder Kaur Chouhan
XBee based Garbage pits monitoring system with information updating to the department Student Name USN NO Guide Name H.O.D Name Name Of The College & Dept.
Reading Assignment: Rabaey: Chapter 9
Hybrid Indirect Transmissions (HIT) for Data Gathering in Wireless Micro Sensor Networks with Biomedical Applications Jack Culpepper(NASA), Lan Dung, Melody.
SEA-MAC: A Simple Energy Aware MAC Protocol for Wireless Sensor Networks for Environmental Monitoring Applications By: Miguel A. Erazo and Yi Qian International.
Energy-Efficient Wake-Up Scheduling for Data Collection and Aggregation Yanwei Wu, Member, IEEE, Xiang-Yang Li, Senior Member, IEEE, YunHao Liu, Senior.
Name Of The College & Dept
1 Practical Design and Performance Evaluation of Completion Detection Circuits Fu-Chiung Cheng Department of Computer Science Columbia University.
1 Bridging the gap between asynchronous design and designers Peter A. BeerelFulcrum Microsystems, Calabasas Hills, CA, USA Jordi CortadellaUniversitat.
CprE 458/558: Real-Time Systems (G. Manimaran)1 CprE 458/558: Real-Time Systems Energy-aware QoS packet scheduling.
Data funneling : routing with aggregation and compression for wireless sensor networks Petrovic, D.; Shah, R.C.; Ramchandran, K.; Rabaey, J. ; SNPA 2003.
Toward Reliable and Efficient Reporting in Wireless Sensor Networks Authors: Fatma Bouabdallah Nizar Bouabdallah Raouf Boutaba.
Self-Tuned Distributed Multiprocessor System Xiaoyan Bi CSC Operating Systems Dr. Mirela Damian.
Power-Efficient Rendez- vous Schemes for Dense Wireless Sensor Networks En-Yi A. Lin, Jan M. Rabaey Berkeley Wireless Research Center University of California,
Ch. 6 Digital Data Communication Techniques. 6.1Asynchronous & Synchronous Transmission Asynchronous Transmission: transmission in which each information.
CONTENTS: 1.Abstract. 2.Objective. 3.Block diagram. 4.Methodology. 5.Advantages and Disadvantages. 6.Applications. 7.Conclusion.
Clockless Chips Under the esteemed guidance of Romy Sinha Lecturer, REC Bhalki Presented by: Lokesh S. Woldoddy 3RB05CS122 Date:11 April 2009.
Student Name USN NO Guide Name H.O.D Name Name Of The College & Dept.
Discovering Sensor Networks: Applications in Structural Health Monitoring Summary Lecture Wireless Communications.
Submitted by Abi Mathew Roll No:1
WELCOME.
INTRODUCTION. Electrical and Computer Engineering  Concerned with solving problems of two types:  Production or transmission of power.  Transmission.
Recap: Lecture 1 What is asynchronous design? Why do we want to study it? What is pipelining? How can it be used to design really fast hardware?
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
Ultra-Low-Voltage UWB Baseband Processor
Bluetooth Based Smart Sensor Network
Student’s Name with USN No.
Design Of Low-Power Wireless Communication System Based On MSP430
Circuit Switched Network
Presentation transcript:

Low Power Design for Wireless Sensor Networks Aki Happonen

Table of Contents Introduction Digital Design RF Design Conclusions

Introduction Many cases wireless sensors are deployed to remote location without capability to replace battery. One of the key elements for distributed sensors is long lifetime covering both reliability and energy efficiency. This presentation covers low power design methods – focus on digital design source:

Digital Design - Efficiency One key element in digital design is energy-flexibility trade-off The most efficient solution is Application Specific IC while the worst energy efficiency is in synthesizable processors [J. M. Rabaey 2000]

Digital Design – Asynchronous Operating voltage is the key element in energy consumption – lower the voltage lower the power consumption Asynchronous design is one method to adopt lower operating voltage and lower clock frequency Two methods for data path: single rail and dual rail

Digital Design – Single Rail In single-rail design controller generates initial request signal. Request signal goes through delay that is matched to processing delay and it is also latching signal for output. Acknowledge is generated by delaying request signal by the time latching the output takes An advantage of single rail design is that synchronous designs’ blocks could be used so data paths have good area constraints.

Digital Design – Dual Rail In dual-rail design data is encoded using two wires for each bit. Codes “01” and “10” present “1” and “0” data values and code “00” represents spacer or idle state. This is robust method that guarantees correct operation with arbitrary delays in the circuit or logic. A disadvantage of dual- rail logic is larger area due the two wires per bit encoding

Dynamic Voltage Scaling (DVS) DVS allows the processor operating voltage, and frequency to be reduced when workload levels are low Challenge: How to get the optimum voltage? Huge power saving potential: 53% savings [Sinha A. et al] Current consumption is not dependent on code – only voltage and clock frequency matters

Processing Load One important issue in power management is to minimize processing activity variation. Battery lifetime decreases as a function of increase in workload variance even if the average workload remains fixed.

RF Design Power amplifier dominates total power budged if the transmission range is more than 10 meters But short-range communication having gigahertz carrier frequency the radio the frequency synthesizer dominates power rather than the actual transmit power In packet based communication the start- up time of radios start to dominate in energy consumption Table shows low power design examples for BT

Conclusions The most attractive technology to reduce power consumption is dynamic voltage scaling. In digital design energy per operation scales with technology but communication energy per transmitted bit does not scale at the same rate. Compute do not communicate. In the end implementation selections will be minor issue if the system level constraints are wrong.