1. THE OSIRIS TUNABLE FILTERS  OSIRIS uses two 100 mm aperture Fabry-Perot tunable filters. One of them is optimized for short wavelengths, and one for.

Slides:



Advertisements
Similar presentations
Applications of PICs Advantages/disadvantages Digital and analogue control Loops, sub-routines, scanning, counting and feedback Interrupts Problems with.
Advertisements

Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
ESODAC Study for a new ESO Detector Array Controller.
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
Efficient flexibility in room management with SAUTER EY-modulo.
1 DIFFERENTIAL POLARIZATION DELAY LINE Controller FINAL REPORT D0215 Supervisor : Mony Orbach Performed by: Maria Terushkin Guy Ovadia Technion – Israel.
In Order of Presentation: Ishaan Sandhu DannY Kang Arslan Qaiser Eric Otte Anuar Tazabekov Capacitive Rain Sensor for Automatic Wiper Control.
Ryan Toukatly– Electrical Engineer Trey Minarcin – Electrical Engineer Erwan Suteau – Electrical Engineer Pete Franz– Electrical Engineer Sponsor : Harris.
1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.
Aloha Proof Module Design Cabled Observatory Presentation School of Ocean and Earth Science and Technology February 2006.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Spectrum Analyzer Ray Mathes, Nirav Patel,
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Distributed Control Systems Emad Ali Chemical Engineering Department King SAUD University.
Kinetix 3 Component Servo Drive
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
Freiburg, May 2011 EST Design Study. End of Phase-III Meeting European Solar Telescope Design Study End of Phase III Meeting WP Instrument.
CMS ECAL End Cap EDR Meeting CERN 28 Nov. to 29 Nov 2000 A.B.Lodge - RAL 1 ECAL End Cap CMS ECAL End Cap Engineering Design Review. EDR meeting held 28.
SCSI Richard Goldman April 2000
MICA: A Wireless Platform for Deeply Embedded Networks
Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)
Professor: Chi-Jo Wang Student : Nguyen Thi Hoai Nam DIGITAL SIGNAL PROCESSOR AND ENERGY CONTROL.
1 Warsaw University of Technology Faculty of Electronics and Information Technology Institute of Electronic Systems HARDWARE SIMULATOR of the high-resolution.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
March 2011 AMC and uRTM load boards Introduction Main functionalities and features Block diagram overview Status and plan.
Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Introduction to Controlling the Output Power of a Transistor Stage A load network will be designed to maximize the output power obtainable from the Mitsubishi.
Module 1: Introduction to PLC
 AUTOMATION  PLC  SCADA  INSTRUMENTATION  DRIVES & MOTORS.
Amsterdam 29 March 2011 Fernando Urbano IFIC (CSIC – Universidad de Valencia) KM3NeT Optical Calibration Laser Beacon and Nanobeacon Status.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
Tools - Implementation Options - Chapter15 slide 1 FPGA Tools Course Implementation Options.
HARDWARE INTERFACE FOR A 3-DOF SURGICAL ROBOT ARM Ahmet Atasoy 1, Mehmed Ozkan 2, Duygun Erol Barkana 3 1 Institute of Biomedical Engineering, Bogazici.
DBQ support – motorization and performance upgrade Mateusz Sosin EN/MEF-SU.
Characterization of the electro-optical transceivers in the KM3NeT optical network S.Pulvirenti, F. Ameli, A. D’Amico, G. Kieft, J-W Schmelling for KM3NeT.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Testing of ABC  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf”
A preliminary approach to the needs of open loop control of the Lorentz Force Detuning is to generate a custom piezo control signal with proper and tunable.
By Noordiana Kasim. MODERN I/O DEVICES 1. PRINTER 2. MONITOR 3. KEYBOARD 4. AUDIO SPEAKER 5. DVD DRIVE.
1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
HIE REX / ISOLDE New Instrumentation electronics - Main functionalities - S.Burger BI-PM
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
BPM stripline acquisition in CLEX Sébastien Vilalte.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
 ACCELEROMETER  TRANSMITTER- BLOCK DIAGRAM  RECEIVER- BLOCK DIAGRAM  COMPONENTS DESCRIPTION- ENCODER TRANSMITTER RECEIVER OPTICAL SENSOR.
FLATPACK Rev.5 September 2002 Updated versions may be available.
Back-end Electronics Upgrade TileCal Meeting 23/10/2009.
Components of Mechatronic Systems AUE 425 Week 2 Kerem ALTUN October 3, 2016.
Programmable Logic Devices
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Constraints Space Load Capacity Costs Operating hours.
Status of the DSP/ASPOC EM
Programmable Hardware: Hardware or Software?
Microcontroller Enhancement Design Project
Arduino BASED RFID Device Access
SCADA for Remote Industrial Plant
SUBMITTED BY EDGEFX TEAM
Redundancy Switching Components
HDO4000 /HDO4000-MS Series Manufacturers Test Equipment Components
RAILWAY TRACK SNAP NOTIFICATION
Front-end electronic system for large area photomultipliers readout
Product Training Module
Rapid Automation Design
Controller interfaces
Programmable logic and FPGA
DAQ and visualization software
Presentation transcript:

1. THE OSIRIS TUNABLE FILTERS  OSIRIS uses two 100 mm aperture Fabry-Perot tunable filters. One of them is optimized for short wavelengths, and one for long wavelengths  These tunable filters were manufactured by ICOS (formerly Queensgate, UK). Only ICOS supplies large aperture tunable filters  The mirror movement is performed by three piezoelectric actuators  The gap width and parallelism are measured using several capacitors plated in the internal side of the mirrors  Each tunable filter is controlled by an electronic unit: The CS100 controller

2. THE CS100 CONTROLLER  This electronic unit is offered by ICOS as the standard equipment to control their tunable filters  It is a rather old design (1987). ICOS does not offer any other alternative controller, neither the possibility of developing custom improvements  Its specifications are insufficient for the OSIRIS requirements: The CS100 is only capable to remotely control the gap width a range within 2  m... OSIRIS needs to control the whole filter range (8-10  m) The CS100 allows to remotely control some of the frontal panel switches and buttons... OSIRIS needs to control more things, as the quadrature control and gauges OSIRIS also needs to change the cavity width quickly, and synchronized with an external CCD controller trigger signal. This possibility is not allowed by the CS100 controller

3. THE SOLUTION: AN IMPROVED CS100 CONTROLLER  The CS100 control electronics has been modified, keeping its useful modules : paralellism servocontrol, position sensing and high voltage circuitry  A new control electronics has been developed in order to improve the CS100 performance and suited to the OSIRIS requirements  This new electronic module is connected to the original CS100 taking advantage of some already existing testing connectors. This permits an easy installation, without modification of the internal electronics  The new module has two main elements: The Application Board and the Control Board

4. THE APPLICATION BOARD  The Application Board is the main component of the new design, and has been designed to overcome all the mentioned limitations  It includes several functional modules: 16 bit Position Control module Automatic Quadrature Control module Frontal Panel Control module Gauge Reading module CCD Synchronization module Interface and Communication module  All the functional modules are controlled by the Control Board

5. THE CONTROL BOARD  As Control Board for this prototype, an Avnet FPGA evaluation board has been used. This board is based on a Xilinx Spartan IIE FPGA. It is powerful and flexible  The use of microcontroller embedded technology avoids the purchasing of an “off the shelf” microcontroller development environment, and speeds up the software development  This board carries out the control of the new capabilities of the Application Board, allowing the communication of the improved CS100 with a remote terminal using a complete set of commands

6. THE TEST BENCHES  Several test bench arrangements have been developed in order to test the functionality and validate the specifications of the new CS100 electronics

7. GOOD RESULTS!  It is possible the remote control of all the frontal panel elements, as well as the remote reading of the gauges  It is possible the synchronization of the Tunable Filter with an external trigger signal. The set of gap widths are stored in a configurable table in memory, allowing quick gap changes  It is possible to control the Tunable Filters over their whole range, and with a resolution better than 0.5 nm  The quadrature error is compensated in an automatic way, without the use of the frontal panel quadrature control

8. MAXIMUM RESOLUTION: 0.15nm!  Measurements carried out in two different ways (optical spectrum analyzer and photometry), have shown that the 16-bit resolution of the improved CS100 controller can be resolved. This resolution is equivalent to 0.15 nm of mirror displacement  Based on this prototype, we are currently developing the final version of the “plug-in” improvement module for the CS100 controller, planned to be finished and tested by the end of 2005